

TC74HC190AP/AF TC74HC191AP/AF

TC74HC190AP/AF BCD Up/Down Counter

TC74HC191AP/AF 4-Bit Binary Up/Down Counter

The TC74HC190A and TC74HC191A are a high speed CMOS 4-BIT UP/DOWN COUNTERS fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The TC74HC190 is BCD up/down counter and the TC74HC191A is 4-bit binary up/down counter.

They have a asynchronous load input (LOAD) which is active low.



The direction of counting is determined by the level of DOWN/UP. When D/U is low, the counter counts up; when D/U is high, it counts down. Counting occurs on the positive going transition of the clock input.

Enable input (ENABLE) and two carry inputs (RIPPLE CLOCK OUT, MAX/MIN) are provided to permit easy cascading of the counters, which facilitates easy implementation of N-bit counters without using external gates.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Features

- High Speed: $f_{MAX} = 48\text{MHz}$ (Typ.) at $V_{CC} = 5\text{V}$
- Low Power Dissipation: $I_{CC} = 4\mu\text{A}$ (Max.) at $T_a = 25^\circ\text{C}$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\%V_{CC}$ (Min.)
- Output Drive Capability: 10 LSTTL Loads
- Symmetrical Output Impedance: $|I_{OH}| = I_{OL} = 4\text{mA}$ (Min.)
- Balanced Propagation Delays: $t_{PLH} = t_{PHL}$
- Wide Operating Voltage Range: $V_{CC}(\text{opr}) = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS190/191




Pin Assignment




Truth Table

Inputs				Outputs				Function
LOAD	ENABLE	D/U	CLOCK	QA	QB	QC	QD	
L	X	X	X	a	b	c	d	Preset Data
H	L	L	↻	Up Count			Up Count	
H	L	H	↻	Down Count			Down Count	
H	H	X	↻	No Change			No Count	
H	X	X	↻	No Change			No Count	


Note X: Don't Care
a - d: inputs Level of A - D




Timing Chart (TC74HC190A)



Timing Chart (TC74HC191)



Logic Diagram (TC74HC190A)



Logic Diagram (TC74HC191A)

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage Range	V _{CC}	-0.5 ~ 7	V
Supply Voltage Range	V _{CC}	-0.5 ~ 7	V
DC Input Voltage	V _{IN}	-0.5 - V _{CC} + 0.5	V
DC Output Voltage	V _{OUT}	-0.5 - V _{CC} + 0.5	V
Input Diode Current	I _{IK}	±20	mA
Output Diode Current	I _{OK}	±20	mA
DC Output Current	I _{OUT}	±25	mA
DC V _{CC} /Ground Current	I _{CC}	±50	mA
Power Dissipation	P _D	500(DIP)*180(SOIC)	mW
Storage Temperature	T _{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T _L	300	°C

*500mW in the range of Ta = -40°C ~ 65°C. From Ta = 65°C to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

Recommended Operating Conditions

Parameter	Symbol	Value	Unit
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 - 1000(V _{CC} = 2.0V) 0 - 500(V _{CC} = 4.5V) 0 - 400(V _{CC} = 6.0V)	ns

DC Electrical Characteristics

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C		Unit		
			V _{CC}	Min	Typ.	Max.	Min.		Max.	
High-Level Input Voltage	V _{IH}	-	2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V _{IL}	-	2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -20µA	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
			I _{OH} = -4 mA	6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
			I _{OH} = -5.2mA	6.0	5.68	5.80	-	5.63	-	
				4.5	-	0.0	0.1	-	0.1	
Low-Level Output Voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 20µA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
			I _{OL} = 4 mA	6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
			I _{OL} = 5.2mA	6.0	-	0.18	0.26	-	0.33	
				4.5	-	-	-	±0.1	-	
Input Leakage Current	I _{IN}	V _{IN} = V _{CC} or GND	6.0	-	-	±0.1	-	±1.0	µA	
Quiescent Supply Current	I _{CC}	V _{IN} = V _{CC} or GND	6.0	-	-	4.0	-	40.0	µA	

Timing Requirements (Input $t_r = t_f = 6\text{ns}$)

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C		Unit
			V _{CC}	Typ.	Limit	Limit		
Minimum Pulse Width (CLOCK)	$t_{W(L)}$ $t_{W(H)}$	-	2.0	-	100	125		ns
			4.5	-	20	25		
			6.0	-	17	21		
Minimum Pulse Width (LOAD)	$t_{W(L)}$	-	2.0	-	75	95		
			4.5	-	15	19		
			6.0	-	13	16		
Minimum Setup Time (ENABLE, D/U)	t_s	-	2.0	-	150	190		
			4.5	-	30	38		
			6.0	-	26	33		
Minimum Setup Time (DATA-LOAD)	t_s	-	2.0	-	50	65		
			4.5	-	10	13		
			6.0	-	9	11		
Minimum Hold Time (ENABLE, D/U)	t_h	-	2.0	-	0	0		
			4.5	-	0	0		
			6.0	-	0	0		
Minimum Hold Time (DATA-LOAD)	t_h	-	2.0	-	0	0		
			4.5	-	0	0		
			6.0	-	0	0		
Minimum Removal Time	t_{rem}	-	2.0	-	50	65		
			4.5	-	10	13		
			6.0	-	9	11		
Clock Frequency	f	-	2.0	-	5	4		MHz
			4.5	-	25	20		
			6.0	-	29	24		

AC Electrical Characteristics (C_L = 15pF, V_{CC} = 5V, Ta = 25°C)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Output Transition Time	t_{TLH} t_{THL}	-	-	4	8	ns
Propagation Delay Time (CLOCK-Q)	t_{DLH} t_{DPL}	-	-	18	31	
Propagation Delay Time (Clock-RCD)	t_{DLH} t_{DPL}	-	-	10	20	
Propagation Delay Time (CLOCK-MAX/MIN)	t_{DLH} t_{DPL}	-	-	23	42	
Propagation Delay Time (LOAD-Q)	t_{DLH} t_{DPL}	-	-	21	35	
Propagation Delay Time (DATA-Q)	t_{DLH} t_{DPL}	-	-	17	30	
Propagation Delay Time (ENABLE-RCD)	t_{DLH} t_{DPL}	-	-	11	17	
Propagation Delay Time (D/U-RCD)	t_{DLH} t_{DPL}	-	-	17	31	
Propagation Delay Time (D/U-MAX/MIN)	t_{DLH} t_{DPL}	-	-	15	27	
Maximum Clock Frequency	f_{MAX}	-	27	48	-	MHz

AC Electrical Characteristics (C_L = 50pF, Input t_r = t_f = 6ns)

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C		Unit	
			V _{CC}	Min.	Typ.	Max.	Min.		Max.
Output Transition Time	t _{TLH} t _{THL}	-	2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (CLOCK-Q)	t _{pLH} t _{pHL}	-	2.0	-	88	180	-	225	
			4.5	-	22	36	-	45	
			6.0	-	19	31	-	38	
Propagation Delay Time (CLOCK-RCD)	t _{pLH} t _{pHL}	-	2.0	-	52	120	-	150	
			4.5	-	13	24	-	30	
			6.0	-	11	20	-	26	
Propagation Delay Time (CLOCK-MAX/MIN)	t _{pLH} t _{pHL}	-	2.0	-	108	240	-	300	
			4.5	-	27	48	-	60	
			6.0	-	23	41	-	51	
Propagation Delay Time (LOAD-Q)	t _{pLH} t _{pHL}	-	2.0	-	100	205	-	255	
			4.5	-	25	41	-	51	
			6.0	-	22	35	-	43	
Propagation Delay Time (DATA-Q)	t _{pLH} t _{pHL}	-	2.0	-	84	175	-	220	
			4.5	-	21	35	-	44	
			6.0	-	18	30	-	37	
Propagation Delay Time (ENABLE-RCD)	t _{pLH} t _{pHL}	-	2.0	-	56	105	-	130	
			4.5	-	14	21	-	26	
			6.0	-	12	18	-	22	
Propagation Delay Time (D/U-RCD)	t _{pLH} t _{pHL}	-	2.0	-	84	180	-	225	
			4.5	-	21	36	-	45	
			6.0	-	18	31	-	38	
Propagation Delay Time (D/U-MAX/MIN)	t _{pLH} t _{pHL}	-	2.0	-	72	160	-	200	
			4.5	-	18	32	-	40	
			6.0	-	15	27	-	34	
Maximum Clock Frequency	t _{pLH} t _{pHL}	-	2.0	5	11	-	4	-	MHz
			4.5	25	44	-	20	-	
			6.0	29	52	-	24	-	
Input Capacitance	C _{IN}	-	-	5	10	-	10		
Power Dissipation Capacitance	C _{PD(1)}	TC74HC190A	-	104	-	-	-	pF	
		TC74HC191A	-	101	-	-	-		

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:

$$I_{CC(oper)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$