

**16 M-BIT DYNAMIC RAM**

**1 M-WORD BY 16-BIT, HYPER PAGE MODE, BYTE READ/WRITE MODE**

**Description**

The μPD4216165 is a 1 048 576 words by 16 bits dynamic CMOS RAM with optional hyper page mode. Hyper page mode is a kind of the page mode and is useful for the read operation. The μPD4216165 is packed in 50-pin plastic TSOP(II) and 42-pin plastic SOJ.

**Features**

- Hyper page mode
- 1 048 576 words by 16 bits organization
- Single +5.0 V ±10 % power supply
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$  only refresh, Hidden refresh
- 4 096 refresh cycles/64 ms

Part number	Access time (MAX.)	R / W cycle time (MIN.)	Hyper page mode cycle time (MIN.)
μPD4216165-50	50 ns	84 ns	20 ns
μPD4216165-60	60 ns	104 ns	25 ns
μPD4216165-70	70 ns	124 ns	30 ns

**Ordering Information**

Part number	Access time (MAX.)	Package	Refresh
μPD4216165G5-50	50 ns	50-pin Plastic TSOP(II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
μPD4216165G5-60	60 ns		
μPD4216165G5-70	70 ns		
<del>μPD4216165G5-50-7KF</del>	<del>50 ns</del>	<del>50-pin Plastic TSOP(II) (400 mil) Reverse bent</del>	
<del>μPD4216165G5-60-7KF</del>	<del>60 ns</del>		
<del>μPD4216165G5-70-7KF</del>	<del>70 ns</del>		
μPD4216165LE-50	50 ns	42-pin Plastic SOJ (400 mil)	
μPD4216165LE-60	60 ns		
μPD4216165LE-70	70 ns		

**Quality Grade**


Standard

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

The information in this document is subject to change without notice.


Pin Configurations (Marking Side)

50-pin Plastic TSOP (II) (400 mil)




- A0 to A11 : Address Inputs
- I/O1 to I/O16 : Data Inputs/Outputs
- $\overline{\text{RAS}}$  : Row Address Strobe
- $\overline{\text{UCAS}}$  : Column Address Strobe (upper)
- $\overline{\text{LCAS}}$  : Column Address Strobe (lower)
- $\overline{\text{WE}}$  : Write Enable
- $\overline{\text{OE}}$  : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

42-pin Plastic SOJ (400 mil)



- A0 to A11 : Address Inputs
- I/O1 to I/O16 : Data Inputs/Outputs
- RAS : Row Address Strobe
- UCAS : Column Address Strobe (upper)
- LCAS : Column Address Strobe (lower)
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



**Input/Output Pin Functions**

The μPD4216165 has input pins  $\overline{RAS}$ ,  $\overline{CAS}$  <sup>Note</sup>,  $\overline{WE}$ ,  $\overline{OE}$ , A0 to A11 and input/output pins I/O1 to I/O16.

Pin name	Input/Output	Function
$\overline{RAS}$ (Row address strobe)	Input	$\overline{RAS}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • $\overline{CAS}$ before $\overline{RAS}$ refresh
$\overline{CAS}$ (Column address strobe)		$\overline{CAS}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A11 (Address inputs)		Address bus. Input total 20-bit of address signal, upper 12-bit and lower 8-bit in sequence (address multiplex method). Therefore, one word is selected from 1 048 576-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{RAS}$ . Then, switch the address bus to column address and activate $\overline{CAS}$ . Each address is taken into the device when $\overline{RAS}$ and $\overline{CAS}$ are activated. Therefore, the address input setup time ( $t_{ASR}$ , $t_{ASC}$ ) and hold time ( $t_{RAH}$ , $t_{CAH}$ ) are specified for the activation of $\overline{RAS}$ and $\overline{CAS}$ .
$\overline{WE}$ (Write enable)		Write control signal. Write operation is executed by activating $\overline{RAS}$ , $\overline{CAS}$ and $\overline{WE}$ .
$\overline{OE}$ (Output enable)		Read control signal. Read operation can be executed by activating $\overline{RAS}$ , $\overline{CAS}$ and $\overline{OE}$ . If $\overline{WE}$ is activated during read operation, $\overline{OE}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O16 (Data inputs/outputs)	Input/Output	16-bit data bus. I/O1 to I/O16 are used to input/output data.

**Note**  $\overline{CAS}$  means  $\overline{UCAS}$  and  $\overline{LCAS}$ .

**Electrical Specifications**

- CAS means UCAS and LCAS.
- All voltages are referenced to GND.
- After power up, wait more than 100 μs and then, execute eight CAS before RAS or RAS only refresh cycles as dummy cycles to initialize internal circuit.

**Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Voltage on Any Pin Relative to GND	V <sub>T</sub>		-1.0 to +7.0	V
Supply Voltage	V <sub>CC</sub>		-1.0 to +7.0	V
Output Current	I <sub>O</sub>		50	mA
Power Dissipation	P <sub>D</sub>		1	W
Operating Temperature	T <sub>opt</sub>		0 to +70	°C
Storage Temperature	T <sub>stg</sub>		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Recommended Operating Conditions**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply Voltage	V <sub>CC</sub>		4.5	5.0	5.5	V
High Level Input Voltage	V <sub>IH</sub>		2.4		V <sub>CC</sub> +1.0	V
Low Level Input Voltage	V <sub>IL</sub>		-1.0		+0.8	V
Ambient Temperature	T <sub>a</sub>		0		70	°C

**Capacitance** (T<sub>a</sub> = 25 °C , f = 1 MHz)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input Capacitance	C <sub>I1</sub>	Address			5	pF
	C <sub>I2</sub>	RAS, CAS, WE, OE			7	pF
Data Input/Output Capacitance	C <sub>I/O</sub>	I/O			7	pF

DC Characteristics (Recommended Operating Conditions unless otherwise noted)


Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$		110	mA	1, 2, 3
			$t_{\text{RAC}} = 60 \text{ ns}$		100		
			$t_{\text{RAC}} = 70 \text{ ns}$		90		
Standby current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.}), I_o = 0 \text{ mA}$ $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}, I_o = 0 \text{ mA}$			2	mA	
					1		
$\overline{\text{RAS}}$ only refresh current	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.}), I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$		110	mA	1,2,3,4
			$t_{\text{RAC}} = 60 \text{ ns}$		100		
			$t_{\text{RAC}} = 70 \text{ ns}$		90		
Operating current (Hyper page mode)	I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.}), \overline{\text{CAS}}$ Cycling $t_{\text{HPC}} = t_{\text{HPC}}(\text{MIN.}), I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$		120	mA	1, 2, 5
			$t_{\text{RAC}} = 60 \text{ ns}$		110		
			$t_{\text{RAC}} = 70 \text{ ns}$		100		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$		110	mA	1, 2
			$t_{\text{RAC}} = 60 \text{ ns}$		100		
			$t_{\text{RAC}} = 70 \text{ ns}$		90		
Input leakage current	I <sub>I(L)</sub>	$V_i = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V	-10		+10	μA	
Output leakage current	I <sub>O(L)</sub>	$V_o = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)	-10		+10	μA	
High level output voltage	V <sub>OH</sub>	$I_o = -2.5 \text{ mA}$	2.4			V	
Low level output voltage	V <sub>OL</sub>	$I_o = +2.1 \text{ mA}$			0.4	V	

- Notes**
- I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC5</sub> depend on cycle rates (t<sub>RC</sub> and t<sub>HPC</sub>).
  - Specified values are obtained with outputs unloaded.
  - I<sub>CC1</sub> and I<sub>CC3</sub> are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.})$  and  $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ .
  - I<sub>CC3</sub> is measured assuming that all column address inputs are held at either high or low.
  - I<sub>CC4</sub> is measured assuming that all column address inputs are switched only once during each hyper page cycle.


**AC Characteristics (Recommended Operating Conditions unless otherwise noted)**

**AC Characteristics Test Conditions**

(1) Input timing specification



(2) Output timing specification



(3) Loading conditions are 100 pF + 1 TTL.

**Common to Read, Write, Read Modify Write Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t <sub>RC</sub>	84	-	104	-	124	-	ns	
RAS Precharge Time	t <sub>RP</sub>	30	-	40	-	50	-	ns	
CAS Precharge Time	t <sub>CPN</sub>	7	-	10	-	10	-	ns	
RAS Pulse Width	t <sub>RAS</sub>	50	10 000	60	10 000	70	10 000	ns	
CAS Pulse Width	t <sub>CAS</sub>	7	10 000	10	10 000	12	10 000	ns	
RAS Hold Time	t <sub>RSH</sub>	7	-	10	-	12	-	ns	
CAS Hold Time	t <sub>CSH</sub>	35	-	40	-	50	-	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	11	37	14	45	14	52	ns	1
RAS to Column Address Delay Time	t <sub>RAD</sub>	9	25	12	30	12	35	ns	1
CAS to RAS Precharge Time	t <sub>CRP</sub>	5	-	5	-	5	-	ns	2
Row Address Setup Time	t <sub>ASR</sub>	0	-	0	-	0	-	ns	
Row Address Hold Time	t <sub>RAH</sub>	7	-	10	-	10	-	ns	
Column Address Setup Time	t <sub>ASC</sub>	0	-	0	-	0	-	ns	
Column Address Hold Time	t <sub>CAH</sub>	7	-	10	-	12	-	ns	
OE Lead Time Referenced to RAS	t <sub>OES</sub>	0	-	0	-	0	-	ns	
CAS to Data Setup Time	t <sub>CLZ</sub>	0	-	0	-	0	-	ns	
OE to Data Setup Time	t <sub>OLZ</sub>	0	-	0	-	0	-	ns	
OE to Data Delay Time	t <sub>OED</sub>	10	-	13	-	15	-	ns	
Masked Byte Write Hold Time Referenced to RAS	t <sub>MRH</sub>	0	-	0	-	0	-	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	1	50	1	50	1	50	ns	
Refresh Time	t <sub>REF</sub>	-	64	-	64	-	64	ms	

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$\text{trAD} \leq \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	$\text{trAC (MAX.)}$	$\text{trAC (MAX.)}$
$\text{trAD} > \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	$\text{tAA (MAX.)}$	$\text{trAD} + \text{tAA (MAX.)}$
$\text{trCD} > \text{trCD (MAX.)}$	$\text{tCAC (MAX.)}$	$\text{trCD} + \text{tCAC (MAX.)}$

$\text{trAD (MAX.)}$  and  $\text{trCD (MAX.)}$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time( $\text{trAC}$ ,  $\text{tAA}$  or  $\text{tCAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $\text{trAD} \geq \text{trAD (MAX.)}$  and  $\text{trCD} \geq \text{trCD (MAX.)}$  will not cause any operation problems.

2.  $\text{tCRP (MIN.)}$  requirement is applied for RAS, CAS cycles preceded by any cycle.

**Read Cycle**

Parameter	Symbol	trAC = 50 ns		trAC = 60 ns		trAC = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Access Time from $\overline{\text{RAS}}$	trAC	-	50	-	60	-	70	ns	1
Access Time from $\overline{\text{CAS}}$	tCAC	-	13	-	15	-	18	ns	1
Access Time from Column Address	tAA	-	25	-	30	-	35	ns	1
Access Time from $\overline{\text{OE}}$	tOEA	-	13	-	15	-	18	ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	trAL	25	-	30	-	35	-	ns	
Read Command Setup Time	trCS	0	-	0	-	0	-	ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	trRH	0	-	0	-	0	-	ns	2
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	trCH	0	-	0	-	0	-	ns	2
Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$	tOEZ	0	10	0	13	0	15	ns	3

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$\text{trAD} \leq \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	$\text{trAC (MAX.)}$	$\text{trAC (MAX.)}$
$\text{trAD} > \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	$\text{tAA (MAX.)}$	$\text{trAD} + \text{tAA (MAX.)}$
$\text{trCD} > \text{trCD (MAX.)}$	$\text{tCAC (MAX.)}$	$\text{trCD} + \text{tCAC (MAX.)}$

$\text{trAD (MAX.)}$  and  $\text{trCD (MAX.)}$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time( $\text{trAC}$ ,  $\text{tAA}$  or  $\text{tCAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $\text{trAD} \geq \text{trAD (MAX.)}$  and  $\text{trCD} \geq \text{trCD (MAX.)}$  will not cause any operation problems.

2. Either  $\text{trCH (MIN.)}$  or  $\text{trRH (MIN.)}$  should be met in read cycles.

3.  $\text{tOEZ (MAX.)}$  defines the time when the output achieves the condition of Hi-Z and is not referenced to  $\text{VOH}$  or  $\text{VOL}$ .

**Write Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	twch	7	-	10	-	10	-	ns	1
$\overline{\text{WE}}$ Pulse Width	twp	7	-	10	-	10	-	ns	1
$\overline{\text{WE}}$ Lead Time Referenced to $\overline{\text{RAS}}$	trwl	7	-	10	-	12	-	ns	
$\overline{\text{WE}}$ Lead Time Referenced to $\overline{\text{CAS}}$	tcwl	7	-	10	-	12	-	ns	
$\overline{\text{WE}}$ Setup Time	twcs	0	-	0	-	0	-	ns	2
$\overline{\text{OE}}$ Hold Time	toeh	0	-	0	-	0	-	ns	
Data-in Setup Time	t <sub>DS</sub>	0	-	0	-	0	-	ns	3
Data-in Hold Time	t <sub>DH</sub>	7	-	10	-	10	-	ns	3

- Notes**
1. t<sub>WP(MIN.)</sub> is applied for late write cycles or read modify write cycles. In early write cycles, t<sub>WCH(MIN.)</sub> should be met.
  2. If t<sub>WCS</sub> ≥ t<sub>WCS(MIN.)</sub>, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
  3. t<sub>DS(MIN.)</sub> and t<sub>DH(MIN.)</sub> are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the  $\overline{\text{WE}}$  falling edge.

**Read Modify Write Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read Modify Write Cycle Time	trwc	107	-	133	-	157	-	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	trwd	64	-	77	-	89	-	ns	1
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	tcwd	27	-	32	-	37	-	ns	1
Column Address to $\overline{\text{WE}}$ Delay Time	tawd	39	-	47	-	54	-	ns	1

- Note 1.** If t<sub>WCS</sub> ≥ t<sub>WCS(MIN.)</sub>, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t<sub>TRWD</sub> ≥ t<sub>TRWD(MIN.)</sub>, t<sub>TCWD</sub> ≥ t<sub>TCWD(MIN.)</sub>, t<sub>TAWD</sub> ≥ t<sub>TAWD(MIN.)</sub>, and t<sub>CPWD</sub> ≥ t<sub>CPWD(MIN.)</sub>, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

**Hyper Page Mode**

Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t <sub>HPC</sub>	20	-	25	-	30	-	ns	
RAS Pulse Width	t <sub>RASP</sub>	50	125 000	60	125 000	70	125 000	ns	
CAS Pulse Width	t <sub>HCAS</sub>	7	10 000	10	10 000	12	10 000	ns	
CAS Precharge Time	t <sub>CP</sub>	7	-	10	-	10	-	ns	
Access Time from CAS Precharge	t <sub>ACP</sub>	-	27	-	35	-	40	ns	
CAS Precharge to WE Delay Time	t <sub>CPWD</sub>	41	-	52	-	59	-	ns	1
RAS Hold Time from CAS Precharge	t <sub>RHCP</sub>	27	-	35	-	40	-	ns	
Read Modify Write Cycle Time	t <sub>HPRWC</sub>	52	-	66	-	75	-	ns	
Data Output Hold Time	t <sub>DHC</sub>	5	-	5	-	5	-	ns	
Output Buffer Turn-off Delay from WE	t <sub>WEZ</sub>	0	10	0	13	0	15	ns	2,3
WE Pulse Width	t <sub>WPZ</sub>	7	-	10	-	10	-	ns	3
Output Buffer Turn-off Delay from RAS	t <sub>OFR</sub>	0	10	0	13	0	15	ns	2,3
Output Buffer Turn-off Delay from CAS	t <sub>OFC</sub>	0	10	0	13	0	15	ns	2,3

**Notes 1.** If  $t_{WCS} \geq t_{WCS(MIN.)}$ , the cycle is an early write cycle and the data out will remain Hi - Z through the entire cycle. If  $t_{RWd} \geq t_{RWd(MIN.)}$ ,  $t_{CWD} \geq t_{CWD(MIN.)}$ ,  $t_{AWD} \geq t_{AWD(MIN.)}$ , and  $t_{CPWD} \geq t_{CPWD(MIN.)}$ , the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

**2.**  $t_{OFC(MAX.)}$ ,  $t_{OFR(MAX.)}$  and  $t_{WEZ(MAX.)}$  define the time when the output achieves the condition of Hi-Z and is not referenced to  $V_{OH}$  or  $V_{OL}$ .

**3.** To make I/Os to Hi-Z in read cycle, it is necessary to control  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ ,  $\overline{OE}$  as follows. The effective specification depends on state of each signal.

(1)  $\overline{RAS}$ ,  $\overline{CAS}$  : inactive (at the end of read cycle)

$\overline{WE}$  : inactive,  $\overline{OE}$  : active

$t_{OFC}$  is effective when  $\overline{RAS}$  is inactivated before  $\overline{CAS}$  is inactivated.

$t_{OFR}$  is effective when  $\overline{CAS}$  is inactivated before  $\overline{RAS}$  is inactivated.

(2) Both  $\overline{RAS}$  and  $\overline{CAS}$  are active or either  $\overline{RAS}$  or  $\overline{CAS}$  is active (in read cycle)


$\overline{WE}$  : active,  $\overline{OE}$  : active ...  $t_{WEZ}$ ,  $t_{WPZ}$  are effective.

$\overline{WE}$  : inactive,  $\overline{OE}$  : inactive ...  $t_{OEZ}$  is effective.


**Refresh Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
CAS Setup Time	t <sub>CSR</sub>	5	-	5	-	5	-	ns	
CAS Hold Time (CAS before RAS Refresh)	t <sub>CHR</sub>	10	-	10	-	10	-	ns	
RAS Precharge CAS Hold Time	t <sub>RPC</sub>	5	-	5	-	5	-	ns	
WE Hold Time (Hidden Refresh Cycle)	t <sub>WHR</sub>	15	-	15	-	15	-	ns	

Read Cycle




Upper Byte Read Cycle




Remark L I/O : Hi-Z

Lower Byte Read Cycle




Remark U I/O : Hi-Z

Early Write Cycle




Remark  $\overline{OE}$  : Don't care

Upper Byte Early Write Cycle




Remark  $\overline{OE}$ , L/I/O : Don't care

Lower Byte Early Write Cycle




Remark  $\overline{OE}$ , U I/O : Don't care

Late Write Cycle




Upper Byte Late Write Cycle




Remark L I/O : Don't care

Lower Byte Late Write Cycle




Remark U I/O : Don't care

Read Modify Write Cycle






Lower Byte Read Modify Write Cycle



**Remark** In this cycle, the input data to Upper I/O is ineffective. The data out of that remains Hi-Z.


Hyper Page Mode Read Cycle








Hyper Page Mode Read Cycle ( $\overline{OE}$  Control)




Hyper Page Mode Early Write Cycle




Remark  $\overline{\text{OE}}$  : Don't care

Hyper Page Mode Upper Byte Early Write Cycle




Remark  $\overline{OE}$ , L I/O : Don't care

**Hyper Page Mode Lower Byte Early Write Cycle**




**Remark**  $\overline{OE}$ , U I/O : Don't care

Hyper Page Mode Late Write Cycle






Hyper Page Mode Lower Byte Late Write Cycle




**Remark** In this cycle, the input data to Upper I/O is ineffective.

Hyper Page Mode Read Modify Write Cycle






Hyper Page Mode Lower Byte Read Modify Write Cycle



**Remark** In this cycle, the input data to Upper I/O is ineffective. The data out of that remains Hi-Z.




**CAS Before RAS Refresh Cycle**




**Remark** Address,  $\overline{WE}$ ,  $\overline{OE}$  : Don't care L I/O, U I/O : Hi - Z

**RAS Only Refresh Cycle**




**Remark**  $\overline{WE}$ ,  $\overline{OE}$  : Don't care L I/O, U I/O : Hi - Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark  $\overline{OE}$  : Don't care

Package Drawings

50 PIN PLASTIC TSOP(III) (400 mil)




NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

S50G5-80-7JF-1

ITEM	MILLIMETERS	INCHES
A	21.45 MAX.	0.845 MAX.
B	1.13 MAX.	0.045 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	0.30±0.10	0.012 <sup>+0.004</sup> <sub>-0.005</sub>
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.125 <sup>+0.10</sup> <sub>-0.05</sub>	0.005 <sup>+0.004</sup> <sub>-0.002</sub>
L	0.5±0.1	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
M	0.13	0.005
N	0.10	0.004

42 PIN PLASTIC SOJ (400 mil)



P42LE-400A

**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
B	27.56 <sup>+0.2</sup> <sub>-0.35</sub>	1.085 <sup>+0.008</sup> <sub>-0.014</sub>
C	10.16	0.400
D	11.18±0.2	0.440±0.008
E	1.08±0.15	0.043 <sup>+0.006</sup> <sub>-0.007</sub>
F	0.74	0.029
G	3.5±0.2	0.138±0.008
H	2.545±0.2	0.100±0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
N	0.12	0.005
P	9.4±0.20	0.370±0.008
Q	0.10	0.004
T	R 0.85	R 0.033
U	0.20 <sup>+0.10</sup> <sub>-0.08</sub>	0.008 <sup>+0.004</sup> <sub>-0.002</sub>

**Recommended Soldering Conditions**

Please consult with our sales offices for soldering conditions of the  $\mu$ PD4216165.

**Type of Surface Mount Device**

$\mu$ PD4216165G5 : 50-pin Plastic TSOP (II) (400 mil)

$\mu$ PD4216165LE : 42-pin Plastic SOJ (400 mil)