

IC Programmable Multiplier Divider Computation Circuit

FEATURES


Transfer Function: XY/Z
Guaranteed ±0.5% max
4-Quadrant Error (AD531L)
Guaranteed Accuracy over
Temperature (AD531L and AD531S)
High Speed: 45V/μs
Fully Protected Inputs and Output
Monolithic Construction

APPLICATIONS
Multiplication & Division
True rms-to-dc Conversion
Vector Computation
Absolute Value

GENERAL DESCRIPTION

The AD531 is the first monolithic programmable multiplier/ divider to provide the true transfer function $V_x \cdot V_V / kI_Z$ without the need for an external level shifting op amp at the output. Not just a multiplier, the AD531 is truly a computation circuit that is ideally suited to such applications as automatic gain control (AGC), true rms-to-dc conversion, ratio determination and vector operations; in addition, it provides the normal mathematical functions of four-quadrant multiplication, two-quadrant division and squaring, and square rooting. Flexibility of operation is achieved by means of the variable scale factor kIz, which can be set by an external resistor or varied dynamically by an externally derived reference current to obtain the overall transfer function V_X · V_Y / V_Z. This provision for the direct computation of three variables greatly simplifies the design of such complex circuits as the true rms-to-dc converter and Flow Rate Computers. Further, multipliers less flexible than the AD531 must put the multiplying element in the feedback of an op amp to obtain division, often with significant sacrifice in accuracy and bandwidth.

The unique features of the AD531 include a differential $V_{\rm X}$ input with 75dB of common mode rejection, an internally derived stable reference for use in fixed scale applications, and a sense feedback terminal for simple load sensing or special applications. Further, the AD531's guaranteed accuracy, overall high performance and ease of use compare favorably with modular multipliers, while its IC construction provides significant advantages in size, reliability and economy.



The AD531 consists of a differential input transconductance multiplying element, a stable reference and an output amplifier on a single monolithic chip. The circuit's complement of required external components is limited to feedthrough and output zero adjusting trim pots and passive or active adjustment of the scaling current, $I_{\rm Z}$.

The AD531J, AD531K and AD531L feature maximum multiplying errors of $\pm 2\%$, $\pm 1\%$ and $\pm 0.5\%$ (I_Z = full scale) respectively at $+25^{\circ}$ C, and are rated for operation from 0 to $+70^{\circ}$ C. The AD531S has a maximum multiplying error of $\pm 1\%$ (I_Z = full scale) at $+25^{\circ}$ C and is rated for operation over the full military temperature range, -55° C to $+125^{\circ}$ C. All types are provided in the hermetically sealed TO-116 ceramic DIP package.

GUARANTEED TEMPERATURE PERFORMANCE

In addition to verification of accuracy at $+25^{\circ}$ C, the AD531L and AD531S are 100% tested for maximum error limits of $\pm 1.5\%$ and $\pm 3.0\%$ respectively at their extreme operating temperature limits (0 and $+70^{\circ}$ C for the L version; -55° C and $+125^{\circ}$ C for the S version).

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

P.O. Box 280; Norwood, Massachusetts 02062 U.S.A. Tel: 617/329-4700 Twx: 710/394-6577 Telex: 174059 Cables: ANALOG NORWOODMASS

SPECIFICATIONS

(typical @ +25°C, externally trimmed, $R_L \geqslant 2k\Omega$, sense terminal connected to output, and $V_S = \pm 15V$ dc unless otherwise specified)

PARAMETER ABSOLUTE MAX RATINGS	CONDITIONS	AD531J	AD531K	AD531L	AD531S
Supply Voltage Internal Power Dissipation		±18V 500mW	•	*	±22V
nput Voltage (Note 1)					
V _x , V _y , Sense, C, Y _o , V _o	;	±V _S 0V to +V _S	*	*	*
X _O Binput		$-V_S$ to $(-V_S + 6V dc)$)	*	*	•
put Current		5 5 ,			
C input	•	+750μΛ	*		****************************
sted Operating Temp Rang orage Temp Range	e	0 to +70°C -65°C to +150°C	*	*	-55°C to +125°C *
ad Temperature	60 sec. soldering	+300°C	•	*	•
tput Short Circuit	To ground	Indefinite	an over the standard market on the according	*	 A contract of the section of the secti
ORMANCE SPECIFICAT	IONS				_
ansfer Function otal Error (% of full scale)	kl. = ±10V	$V_X V_y / k I_Z$ ±2.0% max [±1.5% typ]	±1.0% max [±0.7% typ]	±0.5% max [±0.3% typ]	±1.0% max {±0.5% typ
run Entor (wor run scare)	T_{min} to T_{max} , $kI_z = +10V$	±2.5%	±1.5%	±1.5% max (=0.5% typ)	±4.5% max
Temperature	T_{min} to T_{max} , $kI_z = +10V$	±0.04%/°C	±0.03%/°C	±0.01%/°C	±0.03%/°C max
otal Error	$kl_z = +1V dc$, $V_x = \pm 1V dc$	+2.0%	±1.0%	±0.5%	±1.0%
onlinearity	z uc, v _X - ±1 v dc	-=. 0.00			-2.0%
X input (Note 2)	$V_X = V_O = 20V(p-p)$	±0.8%	±0.5%	±0.3%	±0.5%
Y input (Note 2) Iz input	$V_y = V_0 = 20V(p-p)$ $kl_z = +1.0 \text{ to } +10.0V$	±0.3% ±0.5%	±0.2%	**	**
dthrough	KIZ - +1.0 to +10.0V	-U.J/0			
X input	$kl_z = +10V, V_x = 20V(p-p),$		80mV(p-p) max	40mV(p-p) max	80mV(p-p) max
Y input	$V_y = 0$, $f = 50Hz$	[50mV(p-p) typ]	[30mV(p-p) typ]	[20mV(p-p) typ]	[30mV(p-p) typ]
, input	$kI_z = +10V$, $V_y = 20V(p-p)$, $V_x = 0$, $f = 50Hz$	100mV(p-p) max [30mV(p-p) typ]	60mV(p-p) max [25mV(p-p) typ]	30mV(p-p) max [15mV(p-p) typ]	60mV(p-p) max [25mV(p-p) typ]
X or Y vs. Temperature	T _{min} to T _{max}	2.0mV(p-p)/°C	1.0mV(p-p)/°C	0.5mV(p-p)/°C	1.0mV(p-p)/°C
T SPECIFICATIONS	gen i de semi per semi semi per meneral per meneral de la persona de la compania de la persona de la compania de la persona de la compania de la persona de	The providence of the configuration is a second to a second	er er sin (vs/min – v sill en in min en i	the end make such a new continuous continuou	man taken kewas disabat kepitan disabat kembanya disabat kebanya disabat kepitan disabat kepit
out Resistance	W +1007	goviOile- P		*	
X input, common mode X input, differential	$V_{cm} = \pm 10V$ $V_{diff} = \pm 10V$	80MΩ 8pF 10MΩ 4pF	*	*	•
Y input	$V_{V} = \pm 10V$	6MΩ 4pF	•		*
Sense input	,	36kΩ	*	*	*
t Bias Current	11 1011			a 4	
X, Y inputs	$kl_z = +10V dc$ T_{min} to T_{max}	3μΑ 10μΑ	4μA max [1.5μA typ] 8μA	2μA max [1μA typ] 4μA	4μA max [1.5μA typ] 8μΑ
Sense input	- min max	±10μA	±15μA max [±5μA typ]	**	**
. 270 .	T _{min} to T _{max}	±30μΛ	±25μA	**	**
ut Offset Current Kinputs	$kI_Z = +1.0$ to $+10.0V$	±0.3μΛ	±0.1μA	**	**
nmon Mode Rejection	κιχ = 11.0 to 110.0 V	-0.5μπ	20.1μπ		
X inputs	$V_{cm} = \pm 10 V dc$	40dB min	40dB min [60dB typ]	60dB min [75dB typ]	40dB min [60dB typ]
ler Current Iz	cm				
input	$kl_z = +10V dc$	300μA min [500μA max]	*	•	•
it Voltage _X , V _y , V _{sense}	Tmin to Tmax for rated				
r. y. sense	accuracy	±10V	*	*	*
₄/kI _z	Tmin to Tmax for rated				
Input Voltage	accuracy may required to trim	±1.0V	*	*	*
input Voltage	max required to trim	±15V max [±5V typ]	±10V max [±3V typ]	**	**
0 708		+15V max [+12.5V min]	*	*	*
IIC SPECIFICATIONS		to the contract of the contrac	and the second of the second of the second	Samuel and the second of the second	ty to a reserve to the reserve to the server of the affect of the server
ll Signal, Unity Gain		1.0MHz	•	*	•
l Power Bandwidth w Rate		750kHz 45V/us	*	*	*
w Kate all Signal Amplitude Erro:	r	45V/μs 1% at 75kHz	•	*	•
all Signal 1% Vector					
Error ttling Time	0.5° phase shift	5kHz	*	*	*
ting time erload Recovery	±10V step	1μs to 2% 2μs to 2%	*	*	•
T AMPLIFIER SPECIFI	CATIONS		en la residencia de la compansión de la	magazine produce and a community of the production	process of the second second second second
put Impedance	Open Loop	100Ω	•	*	*
out Voltage Swing	Tmin to Tmax			_	
out Noise	$R_L \ge 2k\Omega$, $C_L \le 1000pF$ f = 5Hz to 10kHz	±10V min [±13V typ] 0.6mV(rms)	*	•	*
	f = 5Hz to 5MHz	3.0mV(rms)		*	*
out Offset Voltage		trimmable to zero	•	•	*
emperature	T _{min} to T _{max}	0.7mV/°C		1.0mV/°C max	2.0mV/°C max
R SUPPLY SPECIFICAT					
ply Voltage	rated performance operating	±15V	+10V to +19V	*	* +10V to +22V
oply Current	operating quiescent	±15V to ±18V 6.5mA max [5mA typ]	±10V to ±18V	•	±10V to ±22V
opty Cuttent	includes effects of				
wer Supply Rejection					
ver Supply Rejection	recommended null pots	10.50110	_		_
ver Supply Rejection Accuracy		±0.5%/% +10mV/%	*	*	*
er Supply Rejection		±0.5%/% ±10mV/% ±0.1%/%	•	* *	* *
er Supply Rejection ecuracy utput Offset	recommended null pots	±10mV/%	· · ·	· ·	•

NOTES: 1. Max input voltage is zero when supplies are turned off. 2. See also Figure 6.

Specifications subject to change without notice. Ordering Guide on next page.


^{*}Specifications same as AD531J.
**Specifications same as AD531K.


PIN CONFIGURATION & DIMENSIONS

Dimensions shown in inches and (mm).

AD531D


TO-116





BONDING DIAGRAM

The AD531 is available in chip or wafer form, fully tested at +25°C. Because of the critical nature of using unpackaged devices, it is suggested that the factory be contacted for specific information regarding price, delivery and testing.







Figure 1a. AD531 Schematic Diagram



FUNCTIONAL DESCRIPTION

The basic operation and terminal limits of the AD531 can be derived from the block diagram and complete circuit schematic shown in Figure 1.

The V_X input is fed to a high impedance differential amplifier featuring low distortion and good common mode rejection. The gain of the X channel is set by the externally programmed current source I_Z giving the transfer function V_X/kI_Z within the terminal limits $0 \le V_X/kI_Z \le \pm 2.5$ (where k is dimensioned in ohms). Voltage offset is adjusted out at X_O . The V_Y input is fed to one input of a high impedance differential amplifier; the other input being used to null its voltage offset.

The product of the V_X/kI_Z and V_Y terms is resolved in the multiplying cell using Gilbert's linearized transconductance technique. The built-in op amp converts the output of the multiplier cell to the more useful low impedance, single-ended voltage output format. The feedback sense pin provides for load sensing or special applications.

ORDERING GUIDE

ORDER NUMBER	MAX. ERROR	TEMP. RANGE
AD531JD	±2.0%	0 to +70°C
AD531KD	±1.0%	0 to +70°C
AD531LD	±0.5%	$0 \text{ to } +70^{\circ}\text{C}$
AD531SD	±1.0%	-55° C to $+125^{\circ}$ C
AD531S/883	±1.0%	-55° C to $+125^{\circ}$ C

TRIM PROCEDURE

The standard circuit configuration for computing the function $V_X \cdot V_y / V_z$ is shown in Figure 2. The scale factor circuitry has been refined over that shown in Figure 5(a) by adding a Z_O adjust to optimize the dynamic range in V_z . [For fixed scale applications, the I_z input can be derived with the circuit shown in Figure 5(b).]

The trim procedure outlined here is designed to provide an optimum set of adjustments with full scale input-output signals of $\pm 10 \mathrm{V}$ and a 30dB dynamic range in $\mathrm{V_Z}$ (= $\mathrm{kI_Z}$). For different ranges in inputs and/or scale factor (fixed or dynamically variable), the procedure should be modified to reflect the real application (e.g.; for fixed gain applications, trim the AD531 with $\mathrm{kI_Z}$ equal to the desired scale factor). Remember too that for best accuracy, $\mathrm{V_X}$ is restricted to $\mathrm{V_X/kl_Z} \leqslant 1.0$.

The simplified circuit in Figure 3 offers one approach for trimming the AD531. The test equipment requirements are quite simple, a precision +10.0V dc reference, a signal generator for 20V(p-p) at 10Hz, a CRO, and $10k\Omega$ and $15k\Omega$ resistors to offset the output for the Gain and $Z_{\rm O}$ adjustments.

Three switches set the conditions for the inputs as noted in the Trim Table, while a fourth switch is used to connect the output to the CRO. Note that the CRO display is a cross-plot between the input 20V(p-p) sine wave generator and the resultant error signals at the output.

While the offset errors will be around zero, the Gain and Z_O adjustments must be made with V_{OUt} at full scale (±10V). The $10k\Omega$ and $15k\Omega$ resistor divider to the -15V supply is provided to bias the AD531 output to the CRO so that these adjustments can be accurately made around zero volts on the CRO.

Referring to the Trim Table in Figure 4, the output voltage offset V_{OS} is first adjusted to bring the output within normal range on the CRO. Note that the response to $kI_Z < 0V$ (negative half of sine wave) should be ignored as the scale input (I_Z) is bounded by the diode resistor clamp circuit at the output of the op amp. In the next steps, the voltage offset of the Y_{in} and X_{in} amplifiers are zeroed to minimize X_{in} and Y_{in} feedthrough respectively. In both cases, adjust for minimum average (p-p) ac response, ignoring the dc error. The output voltage offset V_{OS} is then readjusted to obtain the best average about dc over the range in kI_Z of interest. Again, ignore




Figure 2. Trim Pot Connections




Figure 3. Test Setup

response for $kI_z < 0V$. The Gain and Z_0 pots are now adjusted to obtain the best average performance about 10V (zero volts on the offset CRO display) for the desired range in V_z . For critical applications, recheck the feedthrough and offset adjustments.

Finally, full scale gain can be fine adjusted to obtain the best average performance in the quadrants of interest. This is done by equalizing the full scale errors between the lowest and highest gain quadrants.

Step	$S_1/(V_x)$	$S_2/(V_y)$	$S_3/(kI_z = V_z)$	S ₄ /(CRO)	Adjust	CRO Pattern	
1	2/(0V)	2/(0V)	1/(20V p-p)	1/(Direct)	V_{os} : Adjust for best avg dc error for $kI_z > 0$.	kl ₂ > 0	
2	1/(20V p-p)	2/(0V)	3/(+10V)	1/(Direct)	Yo: Min (p-p) ac response	min	
3	2/(0V)	1/(20V p-p)	3/(+10V)	1/(Direct)	Xo: Min (p-p) ac response	min	
4	2/(0V)	2/(0V)	1/(20V p-p)	1/(Direct)	V_{os} : Adjust for best avg dc error for $kl_z > 0$.	kl _z >0	
51	1/(20V p-p)	3/(+10V)	1/(20V p-p)	2/(Offset)	Gain: Min error at +10V (scope result about zero)	↓kl _z > 0	
6 ²	1/(20V p-p)	3/(+10V)	1/(20V p-p)	2/(Offset)	Z _o : Best accuracy for low value of kl _z over range of interest	kl _z > 0	

Figure 4. Trim Table

NOTES:

The small error introduced by the divider network to -15V (or +15V for four quadrant scaling) can be removed by fine trimming the divider or the supply to obtain 0V out with +10V (or -10V) in, or by calibrating the device separately at full scale. To optimize gain in two or more quadrants split the errors equally between the highest and lowest gain quadrants of interest.

² Step 6 may be omitted for Fixed Gain applications.

GAIN OR SCALE FACTOR ADJUST $(V_z = kI_z)$

The principle advantage the AD531 offers over standard transconductance multipliers is its dynamically adjustable gain or scale factor without significant degradation in overall bandwidth throughout its dynamic range. This feature allows for the implicit solution of many complex functions, such as true rms-to-dc conversion and Absolute Value, which will be discussed later under Applications. While standard multipliers can be configured as dividers or AGC loops by connecting the multiplying element in the feedback of an op amp, they are still restricted to the computation of two variables. Further, accuracy and bandwidth are adversely affected with decreasing denominator.

In the AD531 the gain through the $X_{\rm in}$ amplifier is inversely proportional to its "common mode" current, $I_{\rm r}$. Thus, to achieve a variable scale factor, a control transistor Q_{29} has been provided to force this current to be equal to an externally derived scaler current $I_{\rm Z}$, as shown in Figure 5(c).

FIXED SCALE FACTOR

For fixed scale applications the current I_Z can be set by shorting the Base-Collector (B and C) terminals of the control transistor $Q_{2.9}$ together and connecting them to the built-in voltage reference V_{ref} through an external gain setting resistor as shown in Figure 5(b). The nominal resistor value is given by $R = [(V_{ref} - V_{BE})/I_Z] - 15k\Omega$, and its required adjustment range by variations in I_Z (= 300 to 500 μ A, full scale).

Alternatively, the scaling current can be derived by connecting the B and C terminals to ground through an adjustable resistor. This approach improves the overall T.C. in I_Z , but requires a well-regulated $-V_S$ supply.

VARIABLE SCALE FACTOR

For variable gain applications, the control transistor's collector current I_Z can be derived from a programmable current source, such as the voltage-to-current op amp circuit shown in Figure 5(a). The current I_Z is determined by V_Z/R , with the value for R set by both variations in I_Z (= 300 to 500 μ A, full scale) and the desired full scale response to V_Z . Note that V_Z must be unipolar and positive valued as shown. As the control transistor Q_{29} is inside the amplifier loop, the base of the transistor is servoed by the op amp to support the programmed collector current I_Z .

The non-inverting input of the op amp is used as the summing point because of the inherent inversion from base to collector in the reference transistor. A stabilizing capacitor (100pF) is recommended because there is active gain with Q_{29} inside the loop. Resistors R_1 , R_2 , R_3 and diode CR_1 are used to both level shift the op amp output to the nominal -13V level at the base of the reference transistor and to prevent op amp latchup.

USER'S GUIDE TO PERFORMANCE SPECIFICATIONS

A clear understanding of the various error sources of the AD531 will assist the user in obtaining optimum performance under his particular operating conditions. The principle sources of error arc feedthrough, nonlinearity, output offset, and scale factor (or gain) when using the internally derived reference. In addition, their variations attributable to changes in power supply voltage, operating frequency, and ambient temperature must be considered.

ACCURACY

Accuracy is defined in terms of total error at +25°C with the rated power supply. The value specified is in percent of full scale and includes Xin and Yin nonlinearities, feedthrough, and quadrant-to-quadrant scale factor error with Iz adjusted to full scale (kIz = 10V). To this must be added such application dependent error terms as power supply rejection, common mode rejection and temperature coefficients. (Worstcase error over temperature is specified for the AD531L and AD531S however). Total expected error is the rms sum of the individual components, since they are uncorrelated. As the denominator is decreased (kI_z < 10V), an additional error is introduced due to Iz nonlinearity and feedthrough effects. The former is trimmed at Z_0 ; the latter at X_0 (optional). Finally, additional nonlinearity is introduced as the ratio V_X/kI_Z is made greater than unity. The limiting value is about ±2.5 where the X-input amplifier saturates.

NONLINEARITY

While errors due to output offset, feedthrough and gain can be substantially reduced by external adjustments, nonlinearity remains a basic irreducible limitation to achievable accuracy. Nonlinearity is measured by setting two of the three inputs V_X, V_Y, kI_Z (actually V_X/kI_Z) to full scale and applying a low frequency sine wave of full scale amplitude to the third. The ac output is nulled against the ac input, the gain fine adjusted, and the reduced peak-to-peak error voltage is then a measure of nonlinearity referred to a best straight line.




Figure 5. Scale Factor Adjustments

Typical curves for V_X and V_Y nonlinearity are shown in Figure 6. However, the actual wave shapes for each can vary significantly from that shown. The V_X/kI_Z nonlinearity is shown in Steps 5 and 6 of the trim procedure section.




Figure 6. Typical X and Y Nonlinearity for $kI_z = 10V$

FEEDTHROUGH

Ideally, the output of a multiplier should be zero when either of the inputs in the numerator is zero, regardless of the signals applied to any of the remaining inputs. Actually there is usually a small residual output that is proportional to the varying inputs and this error is defined as feedthrough.

Low frequency feedthrough is composed of two components, one of which can be trimmed to zero with two external null pots. The trimmable feedthrough error is attributable to the dc voltage offsets of the input differential amplifiers, and can be nulled at X_0 and Y_0 . (However, as X_0 is used to adjust both V_y and kI_Z feedthrough, the user may have to accept a compromise null point for best performance.)

The untrimmable component is due to the nonlinearity of the multiplier cell, and is the value shown in the electrical specifications. Figure 7 shows typical low frequency feedthrough performance before and after nulling.

At high frequencies, the circuit acts as if there were capacitive coupling between each input and the output. Therefore, at some corner frequency, feedthrough will rise with increasing frequency at 6dB/octave as illustrated in Figure 8, until other shunt capacitance begins to attenuate this effect. This high frequency feedthrough will primarily consist of the fundamental component and will vary in proportion to the non-zero input signal(s).




Figure 7. Typical X or Y Feedthrough Before and After Nulling




Figure 8. Typical Feedthrough vs. Frequency, kl₂ = 10V

OUTPUT OFFSET

This error obviously has the greatest percentage effect on accuracy for low level output signals. An external trimming pot is used with the AD531 to adjust the initial offset to zero. Output offset drift with temperature and supply voltage variation becomes the limit in accuracy for low level dc output signals.

SCALE FACTOR

The scale factor sets the gain of the multiplier and is represented by 1/kl_z. The magnitude and stability of the scaler are determined by the external circuitry or the internal temperature compensated reference source (drift 0.02% typ), if used. Specified overall performance assumes zero error contribution from this source.

DYNAMIC CHARACTERISTICS

The closed loop frequency response of the AD531 in the multiplier mode typically exhibits a 3dB bandwidth of 1MHz and rolls at 6dB/octave thereafter, governed by the output op amp internal compensation. Response through all inputs is essentially identical and is shown in Figure 9 below.

Stable operation is maintained with capacitive loads up to 1000pF in all modes. Higher capacitive loads can be driven if a 100Ω resistor is used in series with the output for isolation.




Figure 9. Typical Closed Loop Frequency and Phase Response

For some applications, the instantaneous (sometimes called the absolute) error between the output and input signals may be of primary concern. In this case, vector errors due to phase shift accumulate much more rapidly as a function of frequency than do amplitude or scaler errors. This follows since a phase shift of only 0.57° will cause a vector error of 1%, whereas the amplitude error is only 0.005% at this phase shift. The relationship between these errors is illustrated in the vector diagram of Figure 11.

POWER SUPPLY CONSIDERATIONS

Although the AD531 is tested and specified with ±15 volt supplies, the K and L versions may be operated at any supply voltage from ±10V to ±18V and the S version from ±10V to ±22V with little affect on overall performance. The input and output signals must be reduced proportionately to prevent saturation at supply voltages below ±15V (see Figure 10).




Figure 10. Typical Allowable Signal Swing vs. Supply Voltage, $kl_z = 10V$

Power supply rejection figures are specified for accuracy, feedthrough, output offset and scale factor to enable the user to determine supply regulation requirements commensurate with his operating conditions. All the specifications include effects of the recommended null pots.

NOISE CHARACTERISTICS

All AD531's are screened on a sampling basis, both at the wafer stage and at final test, to assure that output noise will have no appreciable effect on accuracy. Typical spot noise vs. frequency characteristics are shown in Figure 12.




Figure 11. Relationship of Dynamic Errors




Figure 12. Typical Spot Noise vs. Frequency

APPLYING THE AD531

The differential input and variable gain or scale factor features of the AD531 bring new capability and flexibility to the design of multiplier-divider related circuits. The AD531 is especially well-suited to applications such as the AGC, True rms-to-dc Converter and Vector Computation circuits where the programmable gain feature allows for the implicit solution of these functions over a wide dynamic range of inputs.

The simple multiplier shown in Figure 13 demonstrates how the scale factor kI_Z can be set with a resistor. For squaring applications, simply short Y_{in} to either $+X_{in}$ or $-X_{in}$ (grounding the other) according to the desired polarity at the output. The I_Z linearity adjustments Z_O can be omitted for both cases. The Y_O feedthrough can also be eliminated for the squaring application as a single input offset adjustment is sufficient.




Figure 13. Multiplier/Squarer Connection

In Figure 14 the AD531 is combined with a simple filter to obtain the true rms value of an ac input signal. Unlike averaging circuits that are calibrated to read rms with sine wave inputs, accuracy is not degraded here by wave shape provided that the rms value is scaled to keep $V_{\rm x}/kI_{\rm z} \! \leq \! 2.5$ and $V_{\rm A} \! \leq \! 10{\rm V}$ peak. The circuit is accurate for dc signals and ac inputs within the bandwidth (100/2 πRC) $\! \leq \! f \! \leq \! 100{\rm kHz}$. By scaling V_{out} = 10V dc for a $\pm 10{\rm V}$ dc input, this circuit will give a direct rms reading for 100Hz to 100kHz sine wave inputs from 0.2V to 7.0V peak. Larger input values can saturate the output of the multiplier.

The amplitude stabilizing circuit of Figure 15 operates by rectifying the supposedly constant output signal, and comparing it with the voltage at the set level pot. The comparator output is then applied as the control signal (V_z) to the AD531. The Y-input is biased at near full scale and the input is connected at +Xin. The X and Y feedthrough adjustments can be eliminated and all of the offset adjusted out at V_{OS} . Unlike standard multipliers connected as AGC loops, the bandwidth of the AD531 is not appreciably reduced with low level denominators. Thus, this circuit can regulate V_{Out} to $3V(p-p) \pm 2\%$ for inputs from 0.4V(p-p) to 6.0V(p-p) from 30Hz to 400kHz.

The Vector Computation Circuit in Figure 16 uses two inexpensive op amps with the AD531 to derive the square root of the sum of the squares. The output of the AD531 is V_A^2/V_Z , which is summed with V_B in the output amplifier. As $V_Z = V_{out} + V_B$, the output will be servoed to achieve the identity

$$V_{out} = \sqrt{V_A^2 + V_B^2}$$

Operation is restricted to two quadrants, as V_B must be positive. Calibration is simplified by adjusting R_1 with V_A = 10V and V_B = 0V, and then adjusting R_2 with some mid value of V_A and V_B . The Z_O pot is adjusted for accuracy with low level inputs.

Of interest, connecting V_A to $-X_{in}$ and grounding $+X_{in}$ will result in the identity.......

$$V_{out} = \sqrt{V_B^2 - V_A^2}$$




Figure 14. True rms Circuit




Figure 15. Precision AGC




Figure 16. Vector Computer