

The S-8423 Series is a CMOS IC designed for use in the switching circuits of main and backup power supplies of 3-V operation microcomputers. It consists of two voltage regulators, three voltage detectors, a switchover circuit, and a control circuit. In addition to being able to switch from primary to backup power supplies, the S-8423 Series has three types of voltage detection output signal corresponding to the power supply voltage. The special sequence for switch control prevents unnecessary exhaustion of the backup power supply; this feature is suitable for structuring backup systems.

■ Features

- Low power consumption  
Normal operation: 43  $\mu$ A max. ( $V_{IN} = 6$  V)  
Backup: 2.1  $\mu$ A max.
- Voltage regulator  
Small input/output voltage differences :  
0.35 V max. ( $I_{OUT} = 50$ mA)  
Output voltage tolerance :  $\pm 2\%$
- Three built-in voltage detectors (CS,  $\overline{PREEND}$ ,  $\overline{RESET}$ )  
Detection voltage tolerance:  $\pm 2\%$
- Special sequence  
Backup voltage is not output, if the primary power supply voltage does not reach the  $\overline{RESET}$  voltage that activates a CPU.

■ Applications

- Video camera recorder
- Still video camera
- Memory card
- SRAM backup equipment

■ Selection Guide

(Ta = 25°C)

Model No.	Output voltage*(V)			CS detection voltage(V)			CS release voltage(V)			$\overline{RESET}$ detection voltage(V)		
	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.
S-8423AFT	3.23	3.30	3.37	3.919	4.000	4.081	4.003	4.100	4.197	2.253	2.300	2.347
S-8423BFT	3.332	3.400	3.468	3.185	3.250	3.315	3.264	3.348	3.432	2.449	2.500	2.551
	3.135	3.200	3.265									

\*S-8423AFT :  $V_{RO} = V_{OUT}$

S-8423BFT : Upper =  $V_{RO}$ , lower =  $V_{OUT}$

# BATTERY BACKUP IC S-8423 Series

## Block Diagram





Figure 1

## Pin Assignment



Pin name	Functions
CS	Output pin of CS voltage detector
RESET	Output pin of RESET voltage detector
PREEND	Output pin of PREEND voltage detector
V <sub>IN</sub> *	Primary power supply input pin
V <sub>BAT</sub> *	Backup power supply input pin
V <sub>OUT</sub> *	Output pin of voltage regulator 2
V <sub>RO</sub> *	Output pin of voltage regulator 1
V <sub>SS</sub>	Ground

\* Mount capacitors between V<sub>SS</sub> (GND) and the V<sub>IN</sub>, V<sub>BAT</sub>, V<sub>OUT</sub>, and V<sub>RO</sub> pins. (See "Standard Circuit")

Figure 2

## Absolute Maximum Ratings

Table 1

T <sub>a</sub> = 25°C				
Parameter	Symbol	Ratings	Unit	
Primary power supply input voltage	V <sub>IN</sub>	17	V	
Backup power supply input voltage	V <sub>BAT</sub>	17	V	
Output voltage of voltage regulator	V <sub>RO</sub> , V <sub>OUT</sub>	V <sub>SS</sub> -0.3 to V <sub>IN</sub> + 0.3	V	
Output voltage of	$\begin{cases} \text{CS} \\ \text{RESET} \\ \text{PREEND} \end{cases}$	$\begin{cases} V_{CS} \\ V_{RESET} \\ V_{PRE} \end{cases}$	V <sub>SS</sub> -0.3 to 17	V
Power dissipation	P <sub>D</sub>	480	mW	
Operating temperature	T <sub>opr</sub>	-40 to +85	°C	
Storage temperature	T <sub>stg</sub>	-40 to +125	°C	

■ Electrical Characteristics

1. S-8423AFT

Table 2

(Unless otherwise specified : Ta = 25°C)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	Test cir.	
Voltage regulator	Output voltage1	$V_{RO}$	$V_{IN} = 6\text{ V}, I_{RO} = 30\text{ mA}$	3.23	3.30	3.37	V	1
	I/O voltage difference 1	$V_{dif1}$	$I_{RO} = 30\text{ mA}$	—	0.2	0.35	V	
	Load regulation 1	$\Delta V_{ROLO}$	$V_{IN} = 6\text{ V}$ $I_{RO} = 100\text{ }\mu\text{A to } 40\text{ mA}$	—	40	100	mV	
	Line regulation 1	$\Delta V_{ROLI}$	$V_{IN} = 6\text{ to } 16\text{ V}$ $I_{RO} = 30\text{ mA}$	—	38	100	mV	
	Temperature coefficient of $V_{RO}$	$\frac{\Delta V_{RO}}{\Delta Ta}$	$Ta = -40^\circ\text{C to } 85^\circ\text{C}$	—	$\pm 0.47$	—	mV/°C	
	Output voltage 2	$V_{OUT}$	$V_{IN} = 6\text{ V}, I_{OUT} = 50\text{ mA}$	3.23	3.30	3.37	V	
	I/O voltage difference 2	$V_{dif2}$	$I_{OUT} = 50\text{ mA}$	—	0.2	0.35	V	
	Load regulation 2	$\Delta V_{OUTLO}$	$V_{IN} = 6\text{ V}$ $I_{OUT} = 100\text{ }\mu\text{A to } 60\text{ mA}$	—	50	110	mV	
	Line regulation 2	$\Delta V_{OUTLI}$	$V_{IN} = 6\text{ to } 16\text{ V}$ $I_{OUT} = 50\text{ mA}$	—	50	110	mV	
	Temperature coefficient of $V_{OUT}$	$\frac{\Delta V_{OUT}}{\Delta Ta}$	$Ta = -40^\circ\text{C to } 85^\circ\text{C}$	—	$\pm 0.47$	—	mV/°C	
Input voltage of primary power supply	$V_{IN}$		—	—	16	V		
Voltage detector	CS detection voltage	$-V_{DET1}$	Detects $V_{IN}$	3.919	4.000	4.081	V	2
	CS release voltage	$+V_{DET1}$		4.003	4.100	4.197	V	
	RESET detection voltage	$-V_{DET2}$	Detects $V_{OUT}$	2.253	2.300	2.347	V	
	RESET release voltage	$+V_{DET2}$		2.351	2.420	2.489	V	
	PREEND detection voltage	$-V_{DET3}$	Detects $V_{BAT}$	$-V_{DET2} + 0.15$	$-V_{DET2} + 0.20$	$-V_{DET2} + 0.25$	V	
	PREEND release voltage	$+V_{DET3}$		$-V_{DET3} + 0.11$	$-V_{DET3} + 0.14$	$-V_{DET3} + 0.17$	V	
	Operating voltage	$V_{opr}$	$V_{IN}$ or $V_{BAT}$	2.0	—	16	V	
	Temperature coefficient of detection voltage	$\frac{\Delta -V_{DET1}}{\Delta Ta}$	$Ta = -40^\circ\text{C to } 85^\circ\text{C}$	—	$\pm 0.57$	—	mV/°C	
		$\frac{\Delta -V_{DET2}}{\Delta Ta}$	$Ta = -40^\circ\text{C to } 85^\circ\text{C}$	—	$\pm 0.33$	—	mV/°C	
		$\frac{\Delta -V_{DET3}}{\Delta Ta}$	$Ta = -40^\circ\text{C to } 85^\circ\text{C}$	—	$\pm 0.36$	—	mV/°C	
Sink current	$I_{SINK}$	$V_{DS} = 0.5\text{ V},$ $V_{IN} = V_{BAT} = 2.0\text{ V}$	RESET	1.50	2.30	—	mA	
			PREEND	1.50	2.30	—	mA	
			CS	1.50	2.30	—	mA	
Leakage current	$I_{LEAK}$	$V_{DS} = 16\text{ V}, V_{IN} = 16\text{ V}$	—	—	0.1	$\mu\text{A}$	3	
Switch	Switchover voltage	$V_{SW1}$	$V_{BAT} = 2.8\text{ V}$ Detects $V_{IN}$	$+V_{DET1} \times 0.75$	$+V_{DET1} \times 0.77$	$+V_{DET1} \times 0.79$	V	4
	CS output inhibit voltage	$V_{SW2}$	$V_{BAT} = 3\text{ V}$ Detects $V_{OUT}$	$V_{OUT} \times 0.93$	$V_{OUT} \times 0.95$	$V_{OUT} \times 0.97$	V	5
	M1 switch leakage current	$I_{LEK}$	$V_{IN} = 6\text{ V}$ $V_{BAT} = 0\text{ V}$	—	—	1	$\mu\text{A}$	6
	M1 switch resistance value	$R_{SW}$	$V_{IN} = \text{open}, V_{BAT} = 3\text{ V}$ $I_{OUT} = 10\text{ to } 500\text{ }\mu\text{A}$	—	—	100	$\Omega$	7
	Temperature coefficient of $V_{SW1}$	$\frac{\Delta V_{SW1}}{\Delta Ta}$	$Ta = -40^\circ\text{C to } 85^\circ\text{C}$	—	$\pm 0.44$	—	mV/°C	4
	Temperature coefficient of $V_{SW2}$	$\frac{\Delta V_{SW2}}{\Delta Ta}$	$Ta = -40^\circ\text{C to } 85^\circ\text{C}$	—	$\pm 0.45$	—	mV/°C	5
Current consumption	$I_{SS1}$	$V_{IN} = 6\text{ V},$ $V_{BAT} = 3\text{ V}$	Unloaded	—	28	43	$\mu\text{A}$	8
				—	0.26	0.50	$\mu\text{A}$	
	$I_{BAT2}$	$V_{IN} = \text{open},$ $V_{BAT} = 3\text{ V},$ Unloaded	$Ta = 25^\circ\text{C}$	—	1.0	2.1	$\mu\text{A}$	
			$Ta = 85^\circ\text{C}$	—	—	3.5	$\mu\text{A}$	
Input voltage of backup power supply	$V_{BAT}$		2.0	—	4.0	V	7	

**BATTERY BACKUP IC**  
**S-8423 Series**

2. S-8423BFT


**Table 3**

(Unless otherwise specified : Ta = 25°C)


Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	Test cir.	
Voltage regulator	Output voltage1	$V_{RO}$	$V_{IN} = 3.6\text{ V}, I_{RO} = 15\text{ mA}$	3.332	3.400	3.468	V	1
	I/O voltage difference 1	$V_{dif1}$	$I_{RO} = 15\text{ mA}$	—	0.2	0.35	V	
	Load regulation 1	$\Delta V_{ROLO}$	$V_{IN} = 3.6\text{ V}$ $I_{RO} = 100\text{ }\mu\text{A to } 20\text{ mA}$	—	40	100	mV	
	Line regulation 1	$\Delta V_{ROLI}$	$V_{IN} = 3.6\text{ to } 16\text{ V}$ $I_{RO} = 15\text{ mA}$	—	38	100	mV	
	Temperature coefficient of $V_{RO}$	$\frac{\Delta V_{RO}}{\Delta Ta}$	$Ta = -40^\circ\text{C to } 85^\circ\text{C}$	—	$\pm 0.47$	—	mV/°C	
	Output voltage 2	$V_{OUT}$	$V_{IN} = 3.6\text{ V}, I_{OUT} = 15\text{ mA}$	3.135	3.200	3.265	V	
	I/O voltage difference 1	$V_{dif2}$	$I_{OUT} = 15\text{ mA}$	—	0.2	0.35	V	
	Load regulation 2	$\Delta V_{OUTLO}$	$V_{IN} = 3.6\text{ V}$ $I_{OUT} = 100\text{ }\mu\text{A to } 20\text{ mA}$	—	50	110	mV	
	Line regulation 2	$\Delta V_{OUTLI}$	$V_{IN} = 3.6\text{ to } 16\text{ V}$ $I_{OUT} = 15\text{ mA}$	—	50	110	mV	
	Temperature coefficient of $V_{OUT}$	$\frac{\Delta V_{OUT}}{\Delta Ta}$	$Ta = -40^\circ\text{C to } 85^\circ\text{C}$	—	$\pm 0.47$	—	mV/°C	
Input voltage of primary power supply	$V_{IN}$		—	—	16	V		
Voltage detector	CS detection voltage	$-V_{DET1}$	Detects $V_{IN}$	3.185	3.250	3.315	V	2
	CS release voltage	$+V_{DET1}$		3.264	3.348	3.432	V	
	RESET detection voltage	$-V_{DET2}$	Detects $V_{OUT}$	2.449	2.500	2.551	V	
	RESET release voltage	$+V_{DET2}$		2.562	2.636	2.710	V	
	PREEND detection voltage	$-V_{DET3}$	Detects $V_{BAT}$	$-V_{DET3} + 0.15$	$-V_{DET3} + 0.20$	$-V_{DET3} + 0.25$	V	
	PREEND release voltage	$+V_{DET3}$		$-V_{DET3} + 0.11$	$-V_{DET3} + 0.14$	$-V_{DET3} + 0.17$	V	
	Operating voltage	$V_{opr}$	$V_{IN}$ or $V_{BAT}$	2.0	—	16	V	
	Temperature coefficient of detection voltage	$\frac{\Delta -V_{DET1}}{\Delta Ta}$	$Ta = -40^\circ\text{C to } 85^\circ\text{C}$	—	$\pm 0.47$	—	mV/°C	
		$\frac{\Delta -V_{DET2}}{\Delta Ta}$	$Ta = -40^\circ\text{C to } 85^\circ\text{C}$	—	$\pm 0.33$	—	mV/°C	
		$\frac{\Delta -V_{DET3}}{\Delta Ta}$	$Ta = -40^\circ\text{C to } 85^\circ\text{C}$	—	$\pm 0.36$	—	mV/°C	
Sink current	$I_{SINK}$	$V_{DS} = 0.5\text{ V},$ $V_{IN} = V_{BAT} = 2.0\text{ V}$ RESET	1.50	2.30	—	mA		
		PREEND	1.50	2.30	—	mA		
		CS	1.50	2.30	—	mA		
Leakage current	$I_{LEAK}$	$V_{DS} = 16\text{ V}, V_{IN} = 16\text{ V}$	—	—	0.1	$\mu\text{A}$		
Switch	Switchover voltage	$V_{SW1}$	$V_{BAT} = 2.8\text{ V}$ Detects $V_{IN}$	$+V_{DET1} \times 0.935$	$+V_{DET1} \times 0.955$	$+V_{DET1} \times 0.975$	V	4
	CS output inhibit voltage	$V_{SW2}$	$V_{BAT} = 3\text{ V}$ Detects $V_{OUT}$	$V_{OUT} \times 0.93$	$V_{OUT} \times 0.95$	$V_{OUT} \times 0.97$	V	5
	M1 switch leakage current	$I_{LEK}$	$V_{IN} = 3.6\text{ V}$ $V_{BAT} = 0\text{ V}$	—	—	1	$\mu\text{A}$	6
	M1 switch resistance value	$R_{SW}$	$V_{IN} = \text{open},$ $V_{BAT} = 3\text{ V}$	—	—	100	$\Omega$	7
	Temperature coefficient of $V_{SW1}$	$\frac{\Delta V_{SW1}}{\Delta Ta}$	$Ta = -40^\circ\text{C to } 85^\circ\text{C}$	—	$\pm 0.44$	—	mV/°C	4
	Temperature coefficient of $V_{SW2}$	$\frac{\Delta V_{SW2}}{\Delta Ta}$	$Ta = -40^\circ\text{C to } 85^\circ\text{C}$	—	$\pm 0.45$	—	mV/°C	5
	Current consumption	$I_{SS1}$	$V_{IN} = 3.6\text{ V},$ Unloaded	—	28	43	$\mu\text{A}$	8
$V_{BAT} = 3\text{ V}$				—	0.26	0.50	$\mu\text{A}$	
$V_{IN} = \text{open}$ $V_{BAT} = 3\text{ V},$ Unloaded			$Ta = 25^\circ\text{C}$	—	1.0	2.1	$\mu\text{A}$	
			$Ta = 85^\circ\text{C}$	—	—	3.5	$\mu\text{A}$	
Input voltage of backup power supply	$V_{BAT}$		2.0	—	4.0	V	7	

■ **Test Circuit**

1.




2.




When measuring  $V_{DET3}$ , apply 6 V to  $V_{IN}$

3.




4.




Measure the value after applying 5 V or more to  $V_{IN}$


5.



6.




7.



Open and measure the value after applying 6 V to  $V_1$


8.



To measure  $I_{BAT2}$ , first apply 3 V to  $V_{BAT}$  and 6 V or more to  $V_{IN}$ . Then open  $V_{IN}$  and measure the current when  $V_{BAT}$  is 3 V.

**BATTERY BACKUP IC**  
**S-8423 Series**

■ Operation Timing Chart (S-8423AFT)



CS, and  $\overline{\text{PREEND}}$  and  $\overline{\text{RESET}}$  are pulled up to V<sub>OUT</sub>.



2. Reel specifications

1 reel holds 1500 ICs.




Figure 6

■ Operation

The S-8423 Series consists of two voltage regulators, and three voltage detectors. The voltage regulator 1 regulates input voltage  $V_{IN}$  and outputs to  $V_{RO}$ . The voltage regulator 2 outputs to  $V_{OUT}$ . This section describes the functions and operations of each part.

1. Voltage regulators 1 and 2

The built-in regulators have very small I/O voltage difference ( $V_{dif1} = 0.2 \text{ V typ. at } I_{RO} = 30 \text{ mA}$ ). The output voltage of  $V_{RO}$  and  $V_{OUT}$  can be selected independently between 2.8 and 3.8 V by 0.1 V step.

I/O voltage difference  $V_{dif1}$  or  $V_{dif2}$

Assume that the  $V_{RO}$  voltage when  $V_{IN}$  is 6 V and  $I_{RO}$  is 30 mA is  $V_{initial}$ . When the amount voltage of I/O voltage difference  $V_{dif1}$  or  $V_{dif2}$  and  $V_{initial}$  is applied to the  $V_{IN}$  pin, 95% of the  $V_{initial}$  voltage is output at the  $V_{RO}$  pin.

2. Switch

The switch consists of the switch control circuit,  $V_{SW1}$  and  $V_{SW2}$  detection circuits, voltage regulator 2 and switch transistor M1.

2.1  $V_{SW1}$  detection circuit

The  $V_{SW1}$  detection circuit monitors the  $V_{IN}$  voltage and sends the results of detection to the switch control circuit. The detection voltage ( $V_{SW1}$ ) is specified as  $77 \pm 2\%$  of CS release voltage ( $+V_{DET1}$ ).

2.2  $V_{SW2}$  detection circuit

$V_{SW2}$  voltage detector monitors  $V_{OUT}$  terminal voltage and keeps CS release voltage output low until  $V_{OUT}$  terminal voltage rises to  $V_{SW2}$ . Then CS output changes from low to high if  $V_{IN}$  terminal voltage is more than  $+V_{DET1}$  (CS release voltage), when  $V_{OUT}$  terminal voltage rises to 95% of  $V_{OUT2}$  (output voltage of voltage regulator 2). CS output changes from high to low regardless of  $V_{SW2}$ , if  $V_{IN}$  terminal voltage falls down to less than  $-V_{DET1}$  (CS detection voltage). CS output holds high if  $V_{IN}$  terminal voltage keeps higher than  $-V_{DET1}$ , when  $V_{OUT}$  terminal voltage falls down to less than  $V_{SW2}$  because of undershoot.




Figure 7 Switch

### 2.3 Switch control circuit

The switch control circuit receives the signal from the  $V_{SW1}$  detection circuit and controls M1 and voltage regulator 2. The switch control circuit operates in two statuses: the special and normal sequences. In the special sequence status, the circuit does not receive nor control signals according to the  $V_{IN}$  (or  $V_{BAT}$ ) voltage sequence. In the normal sequence status, the circuit receives and controls signals. Initially, the circuit is kept in the special sequence status. When  $V_{IN}$  increases until CS signal goes high, the circuit enters the normal sequence status.

#### (1) Special sequence status

When the  $V_{IN}$  (or  $V_{BAT}$ ) voltage rises, the switch control circuit is kept in the special sequence status until CS signal goes high.

At that time, the switch control circuit turns voltage regulator 2 on and turns M1 off regardless of the status of the  $V_{SW1}$  detection circuit. The voltage regulator 2 has a switchover function.

#### (2) Normal sequence status

When  $V_{IN}$  voltage increases until CS signal, which monitors  $V_{OUT}$  terminal, goes high, the switch control circuit enters the normal sequence.

Once the circuit enters the normal sequence, it turns voltage regulator 2 and M1 on and off according to the  $V_{IN}$  voltage as shown in Table 3. It takes hundreds  $\mu$ s in the worst case until voltage regulator 2 goes ON from OFF. During this period, as both voltage regulator 2 and M1 are OFF,  $V_{OUT}$  voltage may drop. To protect this drop, do not fail to add 10  $\mu$ F or more of capacitor to  $V_{OUT}$  terminal.

The circuit returns to the special sequence status, when  $\overline{\text{RESET}}$  signal goes low.

Table 4

$V_{IN}$ voltage	Voltage regulator 2	M1	$V_{OUT}$
$V_{IN} > V_{SW1}$	ON	OFF	$V_{OUT2}$
$V_{IN} < V_{SW1}$	OFF	ON	$V_{BAT} - V_{dif3}$

### 2.4 Switch transistor M1

Voltage regulator 2 is also used for switch from  $V_{IN}$  to  $V_{OUT}$ . Therefore, no reverse current flows from  $V_{OUT}$  to  $V_{IN}$ , when voltage regulator 2 is off.

The output voltage of voltage regulator 2 can be selected between 2.8 V and 3.8 V by 0.1 V step.

The ON resistance of M1 is 100  $\Omega$  or less when  $I_{OUT}$  is between 10 and 500  $\mu$ A.




Figure 8 Definitions of  $V_{dif3}$

Therefore, when M1 is turned on to connect  $V_{OUT}$  to  $V_{BAT}$ , the maximum voltage drop  $V_{dif3}$  due to M1 is  $100 \times I_{OUT}$  (output current). The minimum output at the  $V_{OUT}$  pin is  $V_{BAT} - V_{dif3}$  (max.).

When voltage regulator 2 is on and M1 is off, the leakage current of M1 is kept below 1  $\mu$ A ( $V_{IN} = 6$  V,  $T_a = 25^\circ$ C) with the  $V_{BAT}$  pin connected to the ground ( $V_{SS}$ ).

### 3. Voltage detector

The S-8423 Series has three voltage detectors and  $V_{SW2}$  voltage detector. Three detectors feature high precision and low power consumption with hysteresis characteristics. And  $V_{SW2}$  voltage detector inhibit CS release output. The power of CS voltage detector is supplied from the  $V_{IN}$  and  $V_{BAT}$  pins. Therefore, the output is stable as long as the primary or backup power supplies are within the operating voltage range (2 to 16 V). All outputs are Nch open-drains, and need about 100 k $\Omega$  of pull-up resistors.

#### (1) CS voltage detector

CS monitors  $V_{IN}$  terminal voltage. The detection voltage can be selected between 3.0 and 5.0 V by 0.1 V step. The result of detection is output at the CS pin: "L" for lower voltages than the detection level and "H" for higher voltages than the release level.

**BATTERY BACKUP IC**  
**S-8423 Series**

(2)  $\overline{\text{PREEND}}$  voltage detector

$\overline{\text{PREEND}}$  monitors the  $V_{\text{BAT}}$  pin. The detection voltage can be selected between 2.2 V and 2.7 V by 0.1 V step, and also higher than  $\overline{\text{RESET}}$  voltage with any difference voltage, indicating that the backup power supply is running out. The result of detection is output at the  $\text{PREEND}$  pin: "L" for lower voltages than the detection level and "H" for higher voltages than the release level. The power of this detector is supplied from  $V_{\text{IN}}$  terminal, and its output is valid only when voltage ( $\geq V_{\text{SW1}}$ ) is applied to  $V_{\text{IN}}$ .

(3)  $\overline{\text{RESET}}$  voltage detector

$\overline{\text{RESET}}$  monitors the  $V_{\text{OUT}}$  pin. The detection voltage can be selected between 2.0 V and 2.7 V by 0.1 V step. The result of detection is output at the  $\overline{\text{RESET}}$  pin: "L" for lower voltages than the detection level and "H" for higher voltages than the release level.  $\overline{\text{RESET}}$  outputs normal logic when  $V_{\text{OUT}}$  terminal voltage is 1.0 V or more terminal.

**NOTE**  $\overline{\text{PREEND}}$  and  $\overline{\text{RESET}}$  are detected at different pins. In practice, current is taken from the  $V_{\text{BAT}}$  side, so consider the I/O voltage difference ( $V_{\text{dif3}}$ ) of M1 when M1 is turned on.




Figure 9 Detection potentials of voltage detectors

■ Standard Circuit




Figure 10

■ **Application Circuits**

1. Merits in designing

(1) A switching circuit for primary and backup power supplies is usually configured with discrete components. The S-8423 Series enables you to configure the circuit with a single chip.

Some microcomputers can enter standby mode (or low clock mode) from normal mode (or high clock mode) only, and need about 3 V each time they are used. If a low voltage (such as the backup voltage) is applied to these microcomputers initially, they may run away and vast current consumption may flow. The S-8423 Series is designed to have a *special sequence* that stops the backup voltage until the primary power supply voltage reaches the initial voltage that trips the switch.

(2) Systems can be structured easily.


Three types of built-in voltage detectors ( $\overline{\text{CS}}$ ,  $\overline{\text{PREEND}}$ , and  $\overline{\text{RESET}}$ ) send three types of voltage detection signal to microcomputers.

(3) Battery service life are prolonged.

- The I/O voltage difference of the voltage regulator 2 switch is very small, and allows the primary power supply to be used until just before they are completely discharged.
- The current consumption during backup operation is very small (2.1  $\mu\text{A}$  max.), and allows the backup power supply to have a long service life.

2. Design considerations

- In applications with small  $I_{\text{RO}}$  or  $I_{\text{OUT}}$ , output voltages ( $V_{\text{RO}}$  and  $V_{\text{OUT}}$ ) may rise to cause the load stability to violate standards. Set  $I_{\text{RO}}$  and  $I_{\text{OUT}}$  to 10  $\mu\text{A}$  or more.
- Attach the proper capacitor to the  $V_{\text{OUT}}$  pin to prevent the  $\overline{\text{RESET}}$  voltage detector (which monitors the  $V_{\text{OUT}}$  pin) from being active due to undershoot.
- Watch for overshoot and ensure it does not exceed the ratings of the IC chips and/or capacitors attached to the  $V_{\text{RO}}$  and  $V_{\text{OUT}}$  pins.
- Power dissipation of TSSOP8 package is shown as Figure 11.



**Figure 11 Power dissipation**



3. Memory card




Figure 14