

## Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

## Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
  - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

## MM74HC4046 CMOS Phase Lock Loop

### General Description

The MM74HC4046 is a low power phase lock loop utilizing advanced silicon-gate CMOS technology to obtain high frequency operation both in the phase comparator and VCO sections. This device contains a low power linear voltage controlled oscillator (VCO), a source follower, and three phase comparators. The three phase comparators have a common signal input and a common comparator input. The signal input has a self biasing amplifier allowing signals to be either capacitively coupled to the phase comparators with a small signal or directly coupled with standard input logic levels. This device is similar to the CD4046 except that the Zener diode of the metal gate CMOS device has been replaced with a third phase comparator.

Phase Comparator I is an exclusive OR (XOR) gate. It provides a digital error signal that maintains a 90 phase shift between the VCO's center frequency and the input signal (50% duty cycle input waveforms). This phase detector is more susceptible to locking onto harmonics of the input frequency than phase comparator I, but provides better noise rejection.

Phase comparator III is an SR flip-flop gate. It can be used to provide the phase comparator functions and is similar to the first comparator in performance.

Phase comparator II is an edge sensitive digital sequential network. Two signal outputs are provided, a comparator output and a phase pulse output. The comparator output is a 3-STATE output that provides a signal that locks the VCO output signal to the input signal with 0 phase shift between

them. This comparator is more susceptible to noise throwing the loop out of lock, but is less likely to lock onto harmonics than the other two comparators.

In a typical application any one of the three comparators feed an external filter network which in turn feeds the VCO input. This input is a very high impedance CMOS input which also drives the source follower. The VCO's operating frequency is set by three external components connected to the C1A, C1B, R1 and R2 pins. An inhibit pin is provided to disable the VCO and the source follower, providing a method of putting the IC in a low power state.

The source follower is a MOS transistor whose gate is connected to the VCO input and whose drain connects the Demodulator output. This output normally is used by tying a resistor from pin 10 to ground, and provides a means of looking at the VCO input without loading down modifying the characteristics of the PLL filter.

### Features


- Low dynamic power consumption: ( $V_{CC} = 4.5V$ )
- Maximum VCO operating frequency: 12 MHz ( $V_{CC} = 4.5V$ )
- Fast comparator response time ( $V_{CC} = 4.5V$ )
  - Comparator I: 25 ns
  - Comparator II: 30 ns
  - Comparator III: 25 ns
- VCO has high linearity and high temperature stability

### Ordering Code:


| Order Number  | Package Number | Package Description  |
|---------------|----------------|--|
| MM74HC4046M   | M16A           | 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow |
| MM74HC4046SJ  | M16D           | 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide                |
| MM74HC4046MTC | MTC16          | 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  |
| MM74HC4046N   | N16E           | 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide       |

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### Connection Diagram



### Block Diagram







| AC Electrical Characteristics $V_{CC} = 2.0$ to $6.0V$ , $C_L = 50$ pF, $t_r = t_f = 6$ ns (unless otherwise specified.) |   |  |          |                     |  |                             |                              |       |
|--|---|--|----------|---------------------|--|-----------------------------|------------------------------|-------|
| Symbol   | Parameters  | Conditions   | $V_{CC}$ | $T_A = 25^\circ C$  |  | $T_A = -40$ to $85^\circ C$ | $T_A = -55$ to $125^\circ C$ | Units |
|  |   |  |          | Typ                 | Guaranteed Limits                                      |                             |                              |       |
|  | AC Coupled<br>Input Sensitivity,<br>Signal In               | C (series) = 100 pF<br>$f_{IN} = 500$ kHz                                | 2.0V     | 25                  | 100  | 150                         | 200                          | mV    |
|  |   |  | 4.5V     | 50                  | 150  | 200                         | 250                          | mV    |
|  |   |  | 6.0V     | 135                 | 250  | 300                         | 350                          | mV    |
| $t_r, t_f$   | Maximum Output<br>Rise and Fall Time                        |  | 2.0V     | 30                  | 75   | 95                          | 110                          | ns    |
|  |   |  | 4.5V     | 9                   | 15   | 19                          | 22                           | ns    |
|  |   |  | 6.0V     | 8                   | 12   | 15                          | 19                           | ns    |
| $C_{IN}$   | Maximum Input Capacitance                                   |  | 7        |                     |  |                             |                              | pF    |
| <b>Phase Comparator I</b>  |   |  |          |                     |  |                             |                              |       |
| $t_{PHL}, t_{PLH}$   | Maximum<br>Propagation Delay                                |  | 2.0V     | 65                  | 200  | 250                         | 300                          | ns    |
|  |   |  | 4.5V     | 25                  | 40   | 50                          | 60                           | ns    |
|  |   |  | 6.0V     | 20                  | 34   | 43                          | 51                           | ns    |
| <b>Phase Comparator II</b>   |   |  |          |                     |  |                             |                              |       |
| $t_{PZL}$  | Maximum 3-STATE<br>Enable Time                              |  | 2.0V     | 75                  | 225  | 280                         | 340                          | ns    |
|  |   |  | 4.5V     | 25                  | 45   | 56                          | 68                           | ns    |
|  |   |  | 6.0V     | 22                  | 38   | 48                          | 57                           | ns    |
| $t_{PZH}, t_{PHZ}$   | Maximum 3-STATE<br>Enable Time                              |  | 2.0V     | 88                  | 240  | 300                         | 360                          | ns    |
|  |   |  | 4.5V     | 30                  | 48   | 60                          | 72                           | ns    |
|  |   |  | 6.0V     | 25                  | 41   | 51                          | 61                           | ns    |
| $t_{PLZ}$  | Maximum 3-STATE<br>Disable Time                             |  | 2.0V     | 90                  | 240  | 300                         | 360                          | ns    |
|  |   |  | 4.5V     | 32                  | 48   | 60                          | 72                           | ns    |
|  |   |  | 6.0V     | 28                  | 41   | 51                          | 61                           | ns    |
| $t_{PHL}, t_{PLH}$   | Maximum<br>Propagation Delay<br>HIGH-to-LOW to Phase Pulses |  | 2.0V     | 100                 | 250  | 310                         | 380                          | ns    |
|  |   |  | 4.5V     | 34                  | 50   | 63                          | 75                           | ns    |
|  |   |  | 6.0V     | 27                  | 43   | 53                          | 64                           | ns    |
| <b>Phase Comparator III</b>  |   |  |          |                     |  |                             |                              |       |
| $t_{PHL}, t_{PLH}$   | Maximum<br>Propagation Delay                                |  | 2.0V     | 75                  | 200  | 250                         | 300                          | ns    |
|  |   |  | 4.5V     | 25                  | 40   | 50                          | 60                           | ns    |
|  |   |  | 6.0V     | 22                  | 34   | 43                          | 51                           | ns    |
| $C_{PD}$   | Maximum Power<br>Dissipation Capacitance                    | All Comparators<br>$V_{IN} = V_{CC}$ and GND                             |          | 130                 |  |                             |                              | pF    |
| <b>Voltage Controlled Oscillator (Specified to operate from <math>V_{CC} = 3.0V</math> to <math>6.0V</math>)</b>         |   |  |          |                     |  |                             |                              |       |
| $f_{MAX}$  | Maximum<br>Operating<br>Frequency                           | $C1 = 50$ pF<br>$R1 = 100\Omega$<br>$R2 = \infty$<br>$VCO_{in} = V_{CC}$ | 4.5V     | 7                   | 4.5  |                             |                              | MHz   |
|  |   |  | 6.0V     | 11                  | 7  |                             |                              | MHz   |
|  |   |  | 4.5V     | 12                  |  |                             |                              | MHz   |
|  |   |  | 6.0V     | 14                  |  |                             |                              | MHz   |
|  |   |  |          |                     | $C1 = 0$ pF<br>$R1 = 100\Omega$<br>$VCO_{in} = V_{CC}$ |                             |                              |       |
|  | Duty Cycle  |  |          | 50                  |  |                             |                              | %     |
| <b>Demodulator Output</b>  |   |  |          |                     |  |                             |                              |       |
|  | Offset Voltage<br>$VCO_{in} - V_{dem}$                      | $R_S = 20$ k $\Omega$  | 4.5V     | 0.75                | 1.3  | 1.5                         | 1.6                          | V     |
|  | Offset<br>Variation   | $R_S = 20$ k $\Omega$<br>$VCO_{in} = 1.75V$<br>2.25V<br>2.75V            | 4.5V     | 0.65<br>0.1<br>0.75 |  |                             |                              | V     |

## Typical Performance Characteristics


**Typical Center Frequency vs R1, C1**  $V_{CC} = 4.5V$




**Typical Center Frequency vs R1, C1**  $V_{CC} = 6V$




**Typical Offset Frequency vs R2, C1**  $V_{CC} = 4.5V$




**Typical Offset Frequency vs R2, C1**  $V_{CC} = 6V$







**Typical VCO Power Dissipation @ Center Frequency vs R1**



**Typical VCO Power Dissipation @ fMIN vs R2**




Typical Performance Characteristics (Continued)



Typical Performance Characteristics (Continued)


HC4046 Typical Source Follower  
Power Dissipation vs RS

$V_{COIN} = V_{CC} / 2$   $R1 = R2 = OPEN$   $T = 25^\circ C$   $V_{CC} = 4.5V$  AND  $6V$




Typical  $f_{MAX}/f_{MIN}$  vs R2/R1  
 $V_{CC} = 4.5V$  &  $6V$   $f_{MAX}/f_{MIN}$

( $f_{MAX} = V_{COIN} = V_{CC}$ ) ( $f_{MIN} = V_{COIN} = V_{SS}$ )  $T = 25^\circ C$




Typical VCO Linearity vs R1 & C1

$T = 25^\circ C$   $R2 = OPEN$   $V_{CC} = 4.5V$



Typical VCO Linearity vs R1 & C1

$T = 25^\circ C$   $R2 = OPEN$   $V_{CC} = 6V$




## Detailed Circuit Description

### VOLTAGE CONTROLLED OSCILLATOR/SOURCE FOLLOWER

The VCO requires two or three external components to operate. These are R1, R2, C1. Resistor R1 and capacitor C1 are selected to determine the center frequency of the VCO. R1 controls the lock range. As R1's resistance decreases the range of  $f_{MIN}$  to  $f_{MAX}$  increases. Thus the VCO's gain increases. As C1 is changed the offset (if used) of R2, and the center frequency is changed. (See typical performance curves) R2 can be used to set the offset frequency with 0V at VCO input. If R2 is omitted the VCO range is from 0Hz. As R2 is decreased the offset frequency is increased. The effect of R2 is shown in the design information table and typical performance curves. By increasing

the value of R2 the lock range of the PLL is offset above 0Hz and the gain (Hz/Volt) does not change. In general, when offset is desired, R2 and C1 should be chosen first, and then R1 should be chosen to obtain the proper center frequency.

Internally the resistors set a current in a current mirror as shown in Figure 1. The mirrored current drives one side of the capacitor once the capacitor charges up to the threshold of the schmitt trigger the oscillator logic flips the capacitor over and causes the mirror to charge the opposite side of the capacitor. The output from the internal logic is then taken to pin 4.



| Comparator I   |   | Comparator II & III   |   |
|--|---|---|---|
| $R_2 = \infty$   | $R_2 \neq \infty$   | $R_2 = \infty$  | $R_2 \neq \infty$   |
| <ul style="list-style-type: none"> <li>Given: <math>f_0</math></li> <li>Use <math>f_0</math> with curve titled center frequency vs R1, C to determine R1 and C1</li> </ul> | <ul style="list-style-type: none"> <li>Given: <math>f_0</math> and <math>f_L</math></li> <li>Calculate <math>f_{MIN}</math> from the equation <math>f_{MIN} = f_0 - f_L</math></li> <li>Use <math>f_{MIN}</math> with curve titled offset frequency vs R2, C to determine R2 and C1</li> <li>Calculate <math>f_{MAX}/f_{MIN}</math> from the equation <math>f_{MAX}/f_{MIN} = f_0 + f_L/f_0 - f_L</math></li> <li>Use <math>f_{MAX}/f_{MIN}</math> with curve titled <math>f_{MAX}/f_{MIN}</math> vs R2/R1 to determine ratio R2/R1 to obtain R1</li> </ul> | <ul style="list-style-type: none"> <li>Given: <math>f_{MAX}</math></li> <li>Calculate <math>f_0</math> from the equation <math>f_0 = f_{MAX}/2</math></li> <li>Use <math>f_0</math> with curve titled center frequency vs R1, C to determine R1 and C1</li> </ul> | <ul style="list-style-type: none"> <li>Given: <math>f_{MIN}</math> and <math>f_{MAX}</math></li> <li>Use <math>f_{MIN}</math> with curve titled offset frequency vs R2, C to determine R2 and C1</li> <li>Calculate <math>f_{MAX}/f_{MIN}</math></li> <li>Use <math>f_{MAX}/f_{MIN}</math> with curve titled <math>f_{MAX}/f_{MIN}</math> vs R2/R1 to determine ratio R2/R1 to obtain R1</li> </ul> |

FIGURE 1.

Detailed Circuit Description (Continued)




FIGURE 2. Logic Diagram for VCO

The input to the VCO is a very high impedance CMOS input and so it will not load down the loop filter, easing the filters design. In order to make signals at the VCO input accessible without degrading the loop performance a source follower transistor is provided. This transistor can be used by connecting a resistor to ground and its drain output will follow the VCO input signal.

An inhibit signal is provided to allow disabling of the VCO and the source follower. This is useful if the internal VCO is

not being used. A logic high on inhibit disables the VCO and source follower.

The output of the VCO is a standard high speed CMOS output with an equivalent LSTTL fanout of 10. The VCO output is approximately a square wave. This output can either directly feed the comparator input of the phase comparators or feed external prescalers (counters) to enable frequency synthesis.

PHASE COMPARATORS

All three phase comparators share two inputs, Signal In and Comparator In. The Signal In has a special DC bias network that enables AC coupling of input signals. If the signals are not AC coupled then this input requires logic levels the same as standard 74HC. The Comparator input

is a standard digital input. Both input structures are shown in Figure 3.

The outputs of these comparators are essentially standard 74HC voltage outputs. (Comparator II is 3-STATE.)




FIGURE 3. Logic Diagram for Phase Comparator I and the common input circuit for all three comparators

## Detailed Circuit Description (Continued)




FIGURE 4. Typical Phase Comparator I Waveforms

Thus in normal operation  $V_{CC}$  and ground voltage levels are fed to the loop filter. This differs from some phase detectors which supply a current output to the loop filter and this should be considered in the design. (The CD4046 also provides a voltage.)

Figure 5 shows the state tables for all three comparators.

### PHASE COMPARATOR I

This comparator is a simple XOR gate similar to the 74HC86, and its operation is similar to an overdriven balanced modulator. To maximize lock range the input frequencies must have a 50% duty cycle. Typical input and output waveforms are shown in Figure 4. The output of the phase detector feeds the loop filter which averages the output voltage. The frequency range upon which the PLL will lock onto if initially out of lock is defined as the capture range. The capture range for phase detector I is dependent on the loop filter employed. The capture range can be as large as the lock range which is equal to the VCO frequency range.

To see how the detector operates refer to Figure 4. When two square wave inputs are applied to this comparator, an output waveform whose duty cycle is dependent on the phase difference between the two signals results. As the phase difference increases the output duty cycle increases and the voltage after the loop filter increases. Thus in order to achieve lock, when the PLL input frequency increases the VCO input voltage must increase and the phase difference between comparator in and signal in will increase. At an input frequency equal  $f_{MIN}$ , the VCO input is at 0V and this requires the phase detector output to be ground hence the two input signals must be in phase. When the input fre-

quency is  $f_{MAX}$  then the VCO input must be  $V_{CC}$  and the phase detector inputs must be  $180^\circ$  out of phase.

The XOR is more susceptible to locking onto harmonics of the signal input than the digital phase detector II. This can be seen by noticing that a signal 2 times the VCO frequency results in the same output duty cycle as a signal equal the VCO frequency. The difference is that the output frequency of the 2f example is twice that of the other example. The loop filter and the VCO range should be designed to prevent locking on to harmonics.

### PHASE COMPARATOR II

This detector is a digital memory network. It consists of four flip-flops and some gating logic, a three state output and a phase pulse output as shown in Figure 6. This comparator acts only on the positive edges of the input signals and is thus independent of signal duty cycle.

Phase comparator II operates in such a way as to force the PLL into lock with 0 phase difference between the VCO output and the signal input positive waveform edges. Figure 7 shows some typical loop waveforms. First assume that the signal input phase is leading the comparator input. This means that the VCO's frequency must be increased to bring its leading edge into proper phase alignment. Thus the phase detector II output is set high. This will cause the loop filter to charge up the VCO input increasing the VCO frequency. Once the leading edge of the comparator input is detected the output goes 3-STATE holding the VCO input at the loop filter voltage. If the VCO still lags the signal then the phase detector will again charge up to VCO input for the time between the leading edges of both waveforms.

Detailed Circuit Description (Continued)

Phase Comparator State Diagrams




FIGURE 5. PLL State Tables

Detailed Circuit Description (Continued)




FIGURE 6. Logic Diagram for Phase Comparator II




FIGURE 7. Typical Phase Comparator II Output Waveforms

### Detailed Circuit Description (Continued)

If the VCO leads the signal then when the leading edge of the VCO is seen the output of the phase comparator goes LOW. This discharges the loop filter until the leading edge of the signal is detected at which time the output 3-STATE itself again. This has the effect of slowing down the VCO to again make the rising edges of both waveform coincident.

When the PLL is out of lock the VCO will be running either slower or faster than the signal input. If it is running slower the phase detector will see more signal rising edges and so the output of the phase comparator will be HIGH a majority of the time, raising the VCO's frequency. Conversely, if the VCO is running faster than the signal the output of the detector will be LOW most of the time and the VCO's output frequency will be decreased.

As one can see when the PLL is locked the output of phase comparator II will be almost always 3-STATE except for minor corrections at the leading edge of the waveforms. When the detector is 3-STATE the phase pulse output is HIGH. This output can be used to determine when the PLL is in the locked condition.

This detector has several interesting characteristics. Over the entire VCO frequency range there is no phase difference between the comparator input and the signal input. The lock range of the PLL is the same as the capture range. Minimal power is consumed in the loop filter since in lock the detector output is a high impedance. Also when no signal is present the detector will see only VCO leading edges, and so the comparator output will stay LOW forcing the VCO to  $f_{MIN}$  operating frequency.

Phase comparator II is more susceptible to noise causing the phase lock loop to unlock. If a noise pulse is seen on the signal input, the comparator treats it as another positive edge of the signal and will cause the output to go HIGH until the VCO leading edge is seen, potentially for a whole signal input period. This would cause the VCO to speed up during that time. When using the phase comparator I the output of that phase detector would be disturbed for only the short duration of the noise spike and would cause less upset.

### PHASE COMPARATOR III

This comparator is a simple S-R Flip-Flop which can function as a phase comparator Figure 8. It has some similar characteristics to the edge sensitive comparator. To see how this detector works assume input pulses are applied to the signal and comparator inputs as shown in Figure 9. When the signal input leads the comparator input the flop is set. This will charge up the loop filter and cause the VCO to speed up, bringing the comparator into phase with the signal input. When using short pulses as input this comparator behaves very similar to the second comparator. But one can see that if the signal input is a long pulse, the output of the comparator will be forced to a one no matter how many comparator input pulses are received. Also if the VCO input is a square wave (as it is) and the signal input is pulse then the VCO will force the comparator output LOW much of the time. Therefore it is ideal to condition the signal and comparator input to short pulses. This is most easily done by using a series capacitor.




FIGURE 8. Phase Comparator III Logic Diagram








FIGURE 9. Typical Waveforms for Phase Comparator III

**Physical Dimensions** inches (millimeters) unless otherwise noted



**16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A**


**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



DIMENSIONS ARE IN MILLIMETERS


- NOTES:
- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
  - B. DIMENSIONS ARE IN MILLIMETERS.
  - C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

M16DRevB1




**16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
Package Number M16D**

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



**16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
Package Number MTC16**

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



**16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E**

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)