

## 100 MHz, 80-Channel Serial To Parallel Converter With Push-Pull Outputs

### Ordering Information

Device	Package Options	
	100 Lead Quad Plastic Gullwing	Die
HV574	HV574PG	HV574X

### Features

- ❑ Processed with HVCMOS® technology
- ❑ 5V CMOS logic
- ❑ Output voltages up to 80V
- ❑ Low power level shifting
- ❑ 100MHz equivalent data rate using four dynamic shift registers
- ❑ Static latched data outputs
- ❑ Forward and reverse shifting options (DIR pin)
- ❑ Diode to  $V_{PP}$  allows efficient power recovery
- ❑ Outputs may be hot switched
- ❑ Hi-Rel processing available

### General Description

The HV574 is a low-voltage serial to high-voltage parallel converter with push-pull outputs. This device has been designed for use as a driver for printer applications. It can also be used in any application requiring multiple output high-voltage current sourcing and sinking capability such as driving plasma panels, vacuum fluorescent displays, or large matrix LCD displays.

The device has 4 parallel 20-bit dynamic shift registers, permitting data rates 4X the speed of one ( they are clocked together).

There are 80 static latches and control logic to perform the polarity select and blanking of the outputs.  $HV_{OUT1}$  is connected to the first stage of the first shift register through the polarity and blanking logic. Data is shifted through the shift registers on the logic low to high transition of the clock. The DIR pin causes CCW shifting when connected to GND, and CW shifting when connected to  $V_{DD}$ . A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register ( $HV_{OUT80}$ ). Operation of the shift register is not affected by the LE (latch enable), BL (blanking), or the POL (polarity) inputs. Transfer of data from the shift registers to the latches occurs when the  $\overline{LE}$  (latch enable) input is high. The data in the latches is stored when  $\overline{LE}$  is low.

### Absolute Maximum Ratings

Supply voltage, $V_{DD}$ <sup>1</sup>	-0.5V to +7.5V
Output voltage, $V_{PP}$ <sup>1</sup>	-0.5V to +90V
Logic input levels <sup>1</sup>	-0.3V to $V_{DD} + 0.3V$
Ground current <sup>2</sup>	1.5A
Continuous total power dissipation <sup>3</sup>	1200mW
Operating temperature range	-40 to 85°C
Storage temperature range	-65°C to +150°C
Lead temperature 1.6mm (1/16 inch) from case for 10 seconds	260°C

#### Notes:

1. All voltages are referenced to GND.
2. Limited by the total power dissipated in the package.
3. For operation above 25°C ambient derate linearly to 85°C at 20mW/°C.

# Electrical Characteristics (over recommended commercial operating conditions unless noted)

## DC Characteristics

Symbol	Parameter	Min	Max	Units	Conditions
$I_{DD}$	$V_{DD}$ supply current		30	mA	$V_{DD} = V_{DD} \text{ max}$ $f_{CLK} = 25\text{MHz}$
$I_{PP}$	Quiescent $V_{PP}$ supply current		100	$\mu\text{A}$	Outputs high
			100	$\mu\text{A}$	Outputs low
$I_{DDQ}$	Quiescent $V_{DD}$ supply current		100	$\mu\text{A}$	All $V_{IN} = V_{DD}$
$V_{OH}$	High-level output	HV <sub>OUT</sub>	$V_{PP} - 9\text{V}$	V	$I_O = -30\text{mA}$ , $V_{PP} = 80\text{V}$
		Data out	$V_{DD} - 0.5$	V	$I_O = -100\mu\text{A}$
$V_{OL}$	Low-level output	HV <sub>OUT</sub>		3.75	$I_O = 15\text{mA}$ , $V_{DD} = 5\text{V}$
		Data out		0.5	$I_O = 100\mu\text{A}$
$I_{IH}$	High-level logic input current		1.0	$\mu\text{A}$	$V_{IH} = V_{DD}$
$I_{IL}$	Low-level logic input current		-1.0	$\mu\text{A}$	$V_{IL} = 0\text{V}$

## AC Characteristics ( $T_A = 85^\circ\text{C}$ max. Logic signal inputs and Data inputs have $t_r, t_f \leq 5\text{ns}$ [10% and 90% points])

Symbol	Parameter	Min	Max	Units	Conditions
$f_{CLK}$	Clock frequency	0.001	25	MHz	$V_{DD} = 4.5\text{V}$ , $T_J = 25^\circ\text{C}$
		0.001	20		$V_{DD} = 4.5\text{V}$ , $T_J = 125^\circ\text{C}$
$t_{WL}, t_{WH}$	Clock width high or low	20		ns	
$t_{SU}$	Data set-up time before clock rises	0		ns	
$t_H$	Data hold time after clock rises	15		ns	
$t_{ON}, t_{OFF}$	Time from latch enable to HV <sub>OUT</sub>		500	ns	$C_L = 15\text{pF}$
$t_{DHL}$	Delay time clock to data high to low		38	ns	$C_L = 15\text{pF}$ , $V_{DD} = 5.0\text{V}$
$t_{DLH}$	Delay time clock to data low to high		38	ns	$C_L = 15\text{pF}$ , $V_{DD} = 5.0\text{V}$
$t_{DLE}^*$	Delay time clock to $\overline{LE}$ low to high	25		ns	
$t_{WLE}$	Width of $\overline{LE}$ pulse	25		ns	
$t_{SLE}$	$\overline{LE}$ set-up time before clock rises	0		ns	
$t_r, t_f$	Output rise/fall time		1.0	$\mu\text{s}$	$C_L = 600\text{pF}$ , HV <sub>OUT</sub> from 0 to 60V

\*  $t_{DLE}$  is not required but is recommended to produce stable HV outputs and thus minimize power dissipation and current spikes (allows internal SR output to stabilize).

## Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
$V_{DD}$	Logic supply voltage	4.5	5.5	V
$V_{PP}$	Output voltage	12	80	V
$V_{IH}$	High-level input voltage	$V_{DD} - 0.5\text{V}$		V
$V_{IL}$	Low-level input voltage	0	0.5	V
$f_{CLK}$	Clock frequency per register	0.001	25	MHz
$T_A$	Operating free-air temperature	-40	+85	$^\circ\text{C}$


**Notes:** Power-up sequence should be the following:

1. Connect ground.
2. Apply  $V_{DD}$ .
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply  $V_{PP}$ .
5. The  $V_{PP}$  should not drop below  $V_{DD}$  or float during operation.


Power-down sequence should be the reverse of the above.

The  $V_{PP}$  should not drop below  $V_{DD}$  during operation.


# Input and Output Equivalent Circuits



# Switching Waveforms



# Functional Block Diagram



# Function Table

Function	Inputs						Outputs		
	Data	CLK	$\overline{LE}$	$\overline{BL}$	$\overline{POL}$	DIR	Shift Reg	HV Outputs	Data Out
All O/P High	X	X	X	L	L	X		H	
All O/P Low	X	X	X	L	H	X		L	
O/P Normal	X	X	X	H	H	X		No inversion	
O/P Inverted	X	X	X	H	L	X		Inversion	
Data Falls Through (Latches Transparent)	L	↑	H	H	H	X	L	L	
	H	↑	H	H	H	X	H	H	
	L	↑	H	H	L	X	L	H	
	H	↑	H	H	L	X	H	L	
Data Stored/ Latches Loaded	X	X	L	H	H	X	*	Stored Data	
	X	X	L	H	L	X	*	Inversion of Stored Data	
I/O Relation	D <sub>IN</sub> X	↑	H	H	H	H	Q <sub>n</sub> → Q <sub>n+1</sub>	New H or L	D <sub>OUT</sub> X
	D <sub>IN</sub> X	↑	L	H	H	H	Q <sub>n</sub> → Q <sub>n+1</sub>	Previous H or L	D <sub>OUT</sub> X
	D <sub>OUT</sub> X	↑	L	H	H	L	Q <sub>n</sub> → Q <sub>n-1</sub>	Previous H or L	D <sub>IN</sub> X
	D <sub>OUT</sub> X	↑	H	H	H	L	Q <sub>n</sub> → Q <sub>n-1</sub>	New H or L	D <sub>IN</sub> X


Notes: \* = dependent on previous stage's state. See Pin configuration for D<sub>IN</sub> and D<sub>OUT</sub> pin designation for CW and CCW shift.

# Pin Configuration

## 100-Pin PG Package

Pin	Function	Pin	Function	Pin	Function	Pin	Function
1	HV <sub>OUT30</sub>	26	HV <sub>OUT5</sub>	51	HV <sub>OUT80</sub>	76	HV <sub>OUT55</sub>
2	HV <sub>OUT29</sub>	27	HV <sub>OUT4</sub>	52	HV <sub>OUT79</sub>	77	HV <sub>OUT54</sub>
3	HV <sub>OUT28</sub>	28	HV <sub>OUT3</sub>	53	HV <sub>OUT78</sub>	78	HV <sub>OUT53</sub>
4	HV <sub>OUT27</sub>	29	HV <sub>OUT2</sub>	54	HV <sub>OUT77</sub>	79	HV <sub>OUT52</sub>
5	HV <sub>OUT26</sub>	30	HV <sub>OUT1</sub>	55	HV <sub>OUT76</sub>	80	HV <sub>OUT51</sub>
6	HV <sub>OUT25</sub>	31	N/C	56	HV <sub>OUT75</sub>	81	HV <sub>OUT50</sub>
7	HV <sub>OUT24</sub>	32	V <sub>PP</sub>	57	HV <sub>OUT74</sub>	82	HV <sub>OUT49</sub>
8	HV <sub>OUT23</sub>	33	HVGND	58	HV <sub>OUT73</sub>	83	HV <sub>OUT48</sub>
9	HV <sub>OUT22</sub>	34	D <sub>IN</sub> A	59	HV <sub>OUT72</sub>	84	HV <sub>OUT47</sub>
10	HV <sub>OUT21</sub>	35	D <sub>IN</sub> B	60	HV <sub>OUT71</sub>	85	HV <sub>OUT46</sub>
11	HV <sub>OUT20</sub>	36	D <sub>IN</sub> C	61	HV <sub>OUT70</sub>	86	HV <sub>OUT45</sub>
12	HV <sub>OUT19</sub>	37	D <sub>IN</sub> D	62	HV <sub>OUT69</sub>	87	HV <sub>OUT44</sub>
13	HV <sub>OUT18</sub>	38	V <sub>DD</sub>	63	HV <sub>OUT68</sub>	88	HV <sub>OUT43</sub>
14	HV <sub>OUT17</sub>	39	$\overline{POL}$	64	HV <sub>OUT67</sub>	89	HV <sub>OUT42</sub>
15	HV <sub>OUT16</sub>	40	$\overline{LE}$	65	HV <sub>OUT66</sub>	90	HV <sub>OUT41</sub>
16	HV <sub>OUT15</sub>	41	CLK	66	HV <sub>OUT65</sub>	91	HV <sub>OUT40</sub>
17	HV <sub>OUT14</sub>	42	DIR	67	HV <sub>OUT64</sub>	92	HV <sub>OUT39</sub>
18	HV <sub>OUT13</sub>	43	$\overline{BL}$	68	HV <sub>OUT63</sub>	93	HV <sub>OUT38</sub>
19	HV <sub>OUT12</sub>	44	GND	69	HV <sub>OUT62</sub>	94	HV <sub>OUT37</sub>
20	HV <sub>OUT11</sub>	45	D <sub>OUT</sub> D	70	HV <sub>OUT61</sub>	95	HV <sub>OUT36</sub>
21	HV <sub>OUT10</sub>	46	D <sub>OUT</sub> C	71	HV <sub>OUT60</sub>	96	HV <sub>OUT35</sub>
22	HV <sub>OUT9</sub>	47	D <sub>OUT</sub> B	72	HV <sub>OUT59</sub>	97	HV <sub>OUT34</sub>
23	HV <sub>OUT8</sub>	48	D <sub>OUT</sub> A	73	HV <sub>OUT58</sub>	98	HV <sub>OUT33</sub>
24	HV <sub>OUT7</sub>	49	HVGND	74	HV <sub>OUT57</sub>	99	HV <sub>OUT32</sub>
25	HV <sub>OUT6</sub>	50	V <sub>PP</sub>	75	HV <sub>OUT56</sub>	100	HV <sub>OUT31</sub>

# Package Outlines



top view

100-Lead Plastic Quad Flat Package ("Gullwing" Package)

11/12/01