

IS42G32256



256K x 32 x 2 (16-Mbit) SYNCHRONOUS GRAPHICS RAM

ADVANCE INFORMATION
APRIL 1998

FEATURES

- Operating frequency: 125 MHz
- 256,144 words x 32 bits x 2-bank organization
- Dual internal bank control
- Single 3.3V \pm 3V power supply
- Synchronous interface
 - Pulsed interface
 - Auto and controlled precharge command
 - Pin-pong memory bank operation
- Random column address
- Programmable mode register
 - Burst length (1, 2, 4, 8, and full page)
 - CAS latency (1, 2, and 3)
 - Wrap type: Sequential and Interleave
- Programmable special register
 - Graphic cycles
- Eight column Block Write (BW) function
- Byte Control: read and write cycles
- Write-Per-Bit (WPB) function
- Burst stop command: Full page
- Precharge burst termination
- Power down and clock suspend operations
- Refresh capability
 - Auto, self-refresh
- 2,048 refresh cycles/32 ms
- LVTTTL compatible inputs and outputs
- 100-pin plastic TQFP (14mm x 20mm)

KEY TIMING PARAMETERS

Symbol	Parameter	-8	-10	Units
t _{DS}	Input Data Setup Time	2.5	3	ns
t _{DH}	Input Data Hold Time	1	1	ns
t _{RAS}	Command Period (ACT to PRE)	48	50	ns
t _{CK}	Clock Cycle Time	8	10	ns
—	Operating Frequency	125	100	MHz

DESCRIPTION

The ISSI IS42G32256 is a high-speed 16-Mbit CMOS Synchronous Graphics RAM organized as 256K words x 32 bits x 2 banks. With SGRAM, all input and output signals are synchronized with the rising edge of the system clock. Programmable Mode Register and Special Registers provide a choice of Read or Write burst lengths of 1, 2, 4 or 8 locations or a Full Page with burst termination options. The


SGRAM performance is enhanced with the Write-per-bit (WPB) and eight columns of Block Write functions.

The IS42G32256 is ideal for high-performance, high-bandwidth applications including workstation graphics, set top box, games, and PC-2D/3D graphic applications.

This document contains ADVANCE INFORMATION data. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 1998, Integrated Silicon Solution, Inc.

PIN CONFIGURATION

100-Pin PQFP



PIN DESCRIPTIONS

Symbol	Pin Number	I/O	Name and Function
A0-A9	30-34, 47-51	I	Address: Row/Column addresses are multiplexed on the same pins. Row address: RA0-RA9 Column address: CA0-CA7
A10	29	I	Bank Select Address: Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
$\overline{\text{CAS}}$	26	I	Column Address Strobe: Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
CKE	54	I	Clock Enable: Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one clock + t _{CKS} prior to new command. Disable input buffers for power down in standby.
CLK	55	I	System Clock: Active on the positive going edge to sample all inputs.
$\overline{\text{CS}}$	28	I	Chip Select: Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQMx.
DQ0-DQ31	1, 3-4, 6-7, 9-10, 12-13, 17-18, 20-21, 60-61, 63-64, 68-69, 71-72, 74-75, 77-78, 81-81, 83-84, 97-98, 100	I/O	Data Input/Output: Data Inputs/Outputs are multiplexed on the same pins.
DQM0-DQM3	23-24, 56-57	I/O	Data Input/Output Mask: Makes data output Hi-Z, t _{SHZ} after the clock and masks the output. Blocks data input when DQM active. (Byte Masking)
DSF	53	I	Define Special Function: Enables write per bit, block write and special mode register set.
$\overline{\text{RAS}}$	27	I	Row Address Strobe: Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access and precharge.
$\overline{\text{WE}}$	25	I	Write Enable: Enables write operation and row precharge.
V _{CCQ}	2, 8, 14, 22, 59, 67, 73, 76, 79		Supplies voltage for data output
V _{CC}	15, 35, 65, 96		Power Supply Voltage
GND _Q	5, 11, 19, 62, 70, 82, 99		Ground for D _Q
GND	16, 46, 66, 85		Ground
NC	36-45, 52, 58, 86-95		No connect

TRUTH TABLE

Function	CKEn-1	CKEn	CS	RAS	CAS	WE	DSF	DQM	A10	A9	A8-A0
Mode Register Set ^(2,3)	H	X	L	L	L	L	L	X	OP CODE		
Special Mode Register Set ^(2,3,8)	H	X	L	L	L	L	H	X	OP CODE		
Auto Refresh ⁽⁴⁾	H	H	L	L	L	H	L	X	X	X	X
Self Refresh, Entry ⁽⁴⁾	H	L	L	L	L	H	L	X	X	X	X
Self Refresh, Exit ⁽⁴⁾	L	H	L	H	H	H	X	X	X	X	X
	L	H	H	X	X	X	X	X	X	X	X
Bank Active/Row Address Write Per Bit Disable ^(5,6)	H	X	L	L	H	H	L	X	V	Row Address	
Bank Active/Row Address Write Per Bit Enable ^(5,6,10)	H	X	L	L	H	H	H	X	V	Row Address	
Read and Column Address Auto Precharge Disable ⁽⁵⁾	H	X	L	H	L	H	L	X	V	L	Column Address
Read and Column Address Auto Precharge Enable ^(5,6)	H	X	L	H	L	H	L	X	V	H	Column Address
Write and Column Address Auto Precharge Disable ^(5,6)	H	X	L	H	L	H	L	X	V	L	Column Address
Write and Column Address Auto Precharge Enable ^(5,6,7,10)	H	X	L	H	L	H	L	X	V	H	Column Address
Block Write and Column Address Auto Precharge Disable ^(5,6)	H	X	L	H	L	H	L	X	V	L	Column Address
Block Write and Column Address Auto Precharge Enable ^(5,6,7,10)	H	X	L	H	L	H	L	X	V	H	Column Address
Burst Stop ⁽⁸⁾	H	X	L	H	H	L	L	X	X	X	X
Precharge Bank Selection	H	X	L	L	H	L	L	X	V	L	X
Precharge Both Banks	H	X	L	L	H	L	L	X	X	H	X
Clock Suspend or Active Power Down Entry	H	L	L	H	H	H	X	X	X	X	X
	H	L	H	X	X	X	X	X	X	X	X
Clock Suspend or Active Power Down Exit	L	H	X	X	X	X	X	X	X	X	X
Precharge Power Down Mode Entry	H	L	L	H	H	H	X	X	X	X	X
	H	L	H	X	X	X	X	X	X	X	X
Precharge Power Down Mode Exit	L	H	L	V	V	V	V	X	X	X	X
	L	H	H	X	X	X	X	X	X	X	X
DQM ⁽⁹⁾	H	X	X	X	X	X	X	V	X	X	X
No Operation Command	H	X	L	H	H	H	X	X	X	X	X
	H	X	H	X	X	X	X	X	X	X	X

Notes:

1. V=Valid, X=Don't Care, H=Logic High, L=Logic Low
2. OP Code : Operand Code; A0 ~ A10 : Program keys. (@MRS); A5, A6 : LMR or LCR select. (@SMRS) Color register exists only one per DQi which both banks share. So does Mask Register. Color or mask is loaded into chip through DQ pin.
3. MRS can be issued only at both banks precharge state. SMRS can be issued only if DQ's are idle. A new command can be issued at the next clock of MRS/SMRS.
4. Auto refresh functions as same as CBR refresh of DRAM. The automatical precharge without Row precharge command is meant by "Auto". Auto/Self refresh can be issued only at both precharge state.
5. A10 : Bank select address. If "Low" at read, (block) write, Row active and precharge, bank A is selected. If "High" at read, (block) write, Row active and precharge, Bank B is selected. If A9 is "High" at Row precharge, A10 is ignored and both banks are precharged.
6. It is determined at Row active cycle whether Normal/Block write operates in write per bit mode or not. For A bank write, at A bank Row active, for B bank write, at B bank Row active. Terminology : Write per bit = I/O mask. (Block) Write with write per bit mode = Masked (Block) Write.
7. During burst read or write with auto precharge, new read/(block) write command cannot be issued. Another bank read/(block) write command can be issued at TRP after the end of burst.
8. Burst stop command is valid only at full page burst length.
9. DQM sampled at positive going edge of a CLK masks the data-in at the very CLK (Write DQM latency is 0) but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)
10. Graphic features added to SDRAM's original features. If DSF is tied to low, graphic functions are disabled and chip operates as a 16M SDRAM with 32 DQ's.

SGRAM vs SDRAM

SDRAM Function	MRS		Bank Active		Write		
	DSF	L	H	L	H	L	H
SGRAM Function		MRS	SMRS	Bank Active with Write per bit Disable	Bank Active with Write per bit Enable	Normal Write	Block Write

Notes:

1. If DSF is low, SGRAM functionality is identical to SDRAM functionality.
2. SGRAM can be used as a unified memory by the appropriate DSF control; SGRAM = Graphic Memory + Main Memory.

MODE REGISTER FIELD TABLE TO PROGRAM MODES

Register Programmed with MRS

Address		A10	A9	A8, A7	A6, A5, A4	A3	A2, A1, A0						
Function		RFU ⁽¹⁾	W.B.L. ⁽²⁾	TM	CAS Latency	BT	Burst Length						
Test Mode		CAS Latency				Burst Type		Burst Length					
A8	A7	Type	A6	A5	A4	Latency	A3	Type	A2	A1	A0	BT=0	BT=1
0	0	Mode Register Set	0	0	0	Reserved	0	Sequential	0	0	0	1	Reserved
0	1	Vendor Use Only	0	0	1	1	1	Interleave	0	0	1	2	Reserved
1	0		0	1	0	2	0		1	0	4	4	
1	1		0	1	1	3			0	1	1	8	8
Write Burst Length			1	0	0	Reserved			1	0	0	Reserved	Reserved
A9	Length		1	0	1	Reserved			1	0	1	Reserved	Reserved
0	Burst		1	1	0	Reserved			1	1	0	Reserved	Reserved
1	Single Bit		1	1	1	Reserved			1	1	1	256(Full) ⁽³⁾	Reserved

Special mode Register Programmed with SMRS

Address	A10, A9, A8, A7	A6	A5	A4, A3, A2, A1, A0
Function	X	LC ⁽⁴⁾	LM ⁽⁴⁾	X

Load Color		Load Mask	
A6 Function	A5 Function	A6 Function	A5 Function
0 Disable	0 Disable	0 Disable	0 Disable
1 Enable	1 Enable	1 Enable	1 Enable

Notes:

1. RFU (Reserved for Future Use) should stay "0" during MRS cycle.
2. If A9 is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.
3. The full column burst (256-bit) is available only at Sequential mode of burst type.
4. If LC and LM both high (1), data of mask and color register will be unknown.

POWER UP SEQUENCE

1. Apply power and start clock, attempt to maintain DKE = "H" and the other pins are NOP condition at the inputs.
2. Maintain stable power, stable clock and NOP input condition for a minimum of 200 μ s.
3. Issue precharge commands for all banks of the devices.
4. Issue two or more auto-refresh commands.
5. Issue a mode register set command to initialize the mode register.
6. Sequence of 4 and 5 may be changed.

The device is now ready for normal operation.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameters	Rating	Unit
V _{CC MAX}	Maximum Supply Voltage	-1.0 to +4.6	V
V _{CCQ MAX}	Maximum Supply Voltage for Output Buffer	-1.0 to +4.6	V
V _{IN}	Input Voltage	-1.0 to +4.6	V
V _{OUT}	Output Voltage	-1.0 to +4.6	V
P _{D MAX}	Allowable Power Dissipation	1	W
I _{CS}	Output Shorted Current	50	mA
T _{OPR}	Operating Temperature	0 to +70	°C
T _{STG}	Storage Temperature	-55 to +150	°C

DC RECOMMENDED OPERATING CONDITIONSAt T_A = 0 to +70°C⁽²⁾

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC} , V _{CCQ}	Supply Voltage	3.0	3.3	3.6	V
V _{IH}	Input High Voltage	2.0	—	V _{CC} + 0.3	V
V _{IL}	Input Low Voltage	-0.3	—	+0.8	V

Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. All voltages are referenced to GND.
3. V_{IH} (max) = 5.5V for pulse width ≤ 5 ns.
4. V_{IL} (min) = -1.0V for pulse width ≤ 5 ns.

CAPACITANCE CHARACTERISTICSAt T_A = 0 to +25°C, V_{CC} = V_{CCQ} = 3.3 ± 0.3V, f = 1 MHz

Symbol	Parameter	Typ.	Max.	Unit
C _{IN1}	Input Capacitance: A0-A10	—	4	pF
C _{IN2}	Input Capacitance: (CLK, CKE, $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, DSF, DQM0-3)	—	4	pF
C _{I/O}	Data Input/Output Capacitance: I/O0 ~ I/O31	—	5	pF

DC ELECTRICAL CHARACTERISTICS

(Recommended Operation Conditions unless otherwise noted.)

Symbol	Parameter	Test Condition	Speed	Min.	Max.	Unit
I _{IL}	Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC} , with pins other than the tested pin at 0V		-10	10	μA
I _{OL}	Output Leakage Current	Output is disabled 0V ≤ V _{OUT} ≤ V _{CC}		-10	10	μA
V _{OH}	Output High Voltage Level	I _{OUT} = -2 mA		2.4	—	V
V _{OL}	Output Low Voltage Level	I _{OUT} = +2 mA		—	0.4	V
I _{CC1}	Operating Current ^(1,2)	One Bank Operation, Burst Length=1 t _{RC} ≥ t _{RC} (min.), I _{OUT} = 0mA	-8 -10	— —	180 170	mA mA
I _{CC2P}	Precharge Standby Current (In Power-Down Mode)	CKE ≤ V _{IL} (MAX) t _{CK} = t _{CK} (MIN)	—	—	3	mA
I _{CC2PS}		t _{CK} = ∞	—	—	2	mA
I _{CC2N}	Precharge Standby Current (In Non Power-Down Mode)	CKE ≥ V _{IH} (MIN) t _{CK} = t _{CK} (MIN)	—	—	30	mA
I _{CC2NS}		t _{CK} = ∞	—	—	15	mA
I _{CC3P}	Active Standby Current (In Power-Down Mode)	CKE ≤ V _{IL} (MAX) t _{CK} = t _{CK} (MIN)	—	—	3	mA
I _{CC3PS}		t _{CK} = ∞	—	—	2	mA
I _{CC3N}	Active Standby Current (In Non Power-Down Mode)	CKE ≥ V _{IH} (MIN) t _{CK} = t _{CK} (MIN)	—	—	50	mA
I _{CC3NS}		t _{CK} = ∞	—	—	30	mA
I _{CC4}	Operating Current (In Burst Mode) ⁽¹⁾	t _{CK} = t _{CK} (MIN) I _{OUT} = 0mA				
		CAS latency = 3	-8 -10	— —	250 210	mA mA
		CAS latency = 2	-8 -10	— —	150 140	mA mA
		CAS latency = 1	-8 -10	— —	75 70	mA mA
I _{CC5}	Auto-Refresh Current	t _{RC} = t _{RC} (MIN)	-8 -10	— —	150 140	mA mA
I _{CC6}	Self-Refresh Current	CKE ≤ 0.2V	—	—	2	mA
I _{CC7}	Operating Current (one Bank Block Write)	t _{RC} ≥ t _{RC} (MIN) I _{OL} = 0 mA, t _{BWC} (MIN)	-8 -10	— —	180 170	mA mA

Notes:

- These are the values at the minimum cycle time. Since the currents are transient, these values decrease as the cycle time increases. Also note that a bypass capacitor of at least 0.01 μF should be inserted between V_{CC} and GND for each memory chip to suppress power supply voltage noise (voltage drops) due to these transient currents.
- I_{CC1} and I_{CC4} depend on the output load. The maximum values for I_{CC1} and I_{CC4} are obtained with the output open state.

AC CHARACTERISTICS^(1,2,3)

Symbol	Parameter		-8		-10		Units
			Min.	Max.	Min.	Max.	
tck3	Clock Cycle Time	CAS Latency = 3	8	—	10	—	ns
tck2		CAS Latency = 2	12	—	15	—	ns
tck1		CAS Latency = 1	24	—	30	—	ns
tac3	Access Time From CLK ⁽⁴⁾	CAS Latency = 3	—	6.5	—	8	ns
tac2		CAS Latency = 2	—	8	—	13	ns
tac1		CAS Latency = 1	—	22	—	28	ns
tchi	CLK HIGH Level Width		3	—	3.5	—	ns
tcl	CLK LOW Level Width		3	—	3.5	—	ns
toh3	Output Data Hold Time	CAS Latency = 3	3	—	3	—	ns
toh2		CAS Latency = 2	3	—	3	—	ns
toh1		CAS Latency = 1	3	—	3	—	ns
tlz	Output LOW Impedance Time		0	—	0	—	ns
thz3	Output HIGH Impedance Time ⁽⁵⁾	CAS Latency = 3	4	8	4	10	ns
thz2		CAS Latency = 2	4	12	4	14	ns
thz1		CAS Latency = 1	4	27	4	27	ns
tds	Input Data Setup Time		2.5	—	3	—	ns
tdh	Input Data Hold Time		1	—	1	—	ns
tas	Address Setup Time		2.5	—	3	—	ns
tah	Address Hold Time		1	—	1	—	ns
tcks	CKE Setup Time		2.5	—	3	—	ns
tckh	CKE Hold Time		1	—	1	—	ns
tcka	CKE to CLK Recovery Delay Time		1CLK+3	—	1CLK+3	—	ns
tcs	Command Setup Time (CS, RAS, CAS, WE, DQM, DSF)		2.5	—	3	—	ns
tch	Command Hold Time (CS, RAS, CAS, WE, DQM, DSF)		1	—	1	—	ns
trc	Command Period (REF to REF / ACT to ACT)		72	—	90	—	ns
trras	Command Period (ACT to PRE)		48	12,000	50	12,000	ns
trp	Command Period (PRE to ACT)		24	—	30	—	ns
trcd	Active Command To Read / Write Command Delay Time		24	—	30	—	ns
trrd	Command Period (ACT [0] to ACT[1])		16	—	20	—	ns
tdpl3	Last Data In To Precharge	CAS Latency = 3 Command Delay time	1CLK+16	—	1CLK+20	—	ns
tdpl2		CAS Latency = 2	16	—	20	—	ns
tdpl1		CAS Latency = 1	16	—	20	—	ns
tdal3	Last Data In To Active / Refresh Command Delay time (Auto-Precharge, same bank)	CAS Latency = 3	40	—	50	—	ns
tdal2		CAS Latency = 2	40	—	50	—	ns
tdal1		CAS Latency = 1	40	—	50	—	ns
tdbpl	Block Write to Precharge Command Delay Time		24	—	30	—	ns
tbwc	Block Write Cycle Time		16	—	20	—	ns
tmcd	Mode Register Set to Command Delay Time		8	—	10	—	ns
tsmcd	Special Moderegister Set to Command Delay Time		8	—	10	—	ns
tt	Transition Time		1	30	1	30	ns
trf	Refresh Cycle Time		—	32	—	32	ns


Notes:

- When power is first applied, memory operation should be started 100 μ s after Vcc and VccQ reach their stipulated voltages. Also note that the power-on sequence must be executed before starting memory operation.
- Measured with $t_T = 1$ ns.
- The reference level is 1.4 V when measuring input signal timing. Rise and fall times are measured between V_{IH} (min.) and V_{IL} (max.).
- Access time is measured at 1.4V with the load shown in the figure below.
- The time t_{HZ} (max.) is defined as the time required for the output voltage to transition by ± 200 mV from V_{OH} (min.) or V_{OL} (max.) when the output is in the high impedance state.

OPERATING FREQUENCY / LATENCY RELATIONSHIPS

Symbol	Parameter	-8			-10			Units
		3	2	1	3	2	1	
CL		3	2	1	3	2	1	
t _{CK}	Clock Cycle Time	8	12	24	10	15	30	ns
—	Operating Frequency	125	83	41	100	66	33	MHz
t _{CAC}	$\overline{\text{CAS}}$ Latency	3	2	1	3	2	1	cycle
t _{RC}	Active Command to Read/Write Command Delay Time	3	2	1	3	2	1	cycle
t _{RAC}	$\overline{\text{RAS}}$ Latency (t _{RC} + t _{CAC})	6	4	2	6	4	2	cycle
t _{RC}	Command Period (REF to REF/ACT to ACT)	9	6	3	9	6	3	cycle
t _{RAS}	Command Period (ACT to PRE)	6	4	2	6	4	2	cycle
t _{RP}	Command Period (PRE to ACT)	3	2	1	3	2	1	cycle
t _{RRD}	Command Period (ACT[0] to ACT [1])	2	2	1	2	2	1	cycle
t _{CCD}	Column Command Delay Time (READ, READA, WRIT, WRITA)	1	1	1	1	1	1	cycle
t _{DPL}	Last Data In to Precharge Command Delay Time	2	2	1	2	2	1	cycle
t _{DAL}	Last Data In to Active/Refresh Command Delay Time (Auto-Precharge, Same Bank)	5	4	2	5	4	2	cycle
t _{RBD}	Burst Stop Command to Output in HIGH-Z Delay Time (Read)	3	2	1	3	2	1	cycle
t _{WBD}	Burst Stop Command to Input in Invalid Delay Time (Write)	0	0	0	0	0	0	cycle
t _{RQL}	Precharge Command to Output in HIGH-Z Delay Time (Read)	3	2	1	3	2	1	cycle
t _{WDL}	Precharge Command to Input in Invalid Delay Time (Write)	0	0	0	0	0	0	cycle
t _{BDAL}	Block Write to Active Command (Auto Precharge, Same Bank)	6	5	3	6	5	3	cycle
t _{EP}	Last Data Out to Precharge Command	-2	-1	0	-2	-1	0	cycle
t _{SMCD}	Special Mode Register Set to Command	1	1	1	1	1	1	cycle
t _{RR}	Register Set Command to Register Set Command	2	2	2	2	2	2	cycle
t _{PQL}	Last Output to Auto-Precharge Start Time (Read)	-2	-1	0	-2	-1	0	cycle
t _{QMD}	DQM to Output Delay Time (Read)	2	2	2	2	2	2	cycle
t _{DMD}	DQM to Input Delay Time (Write)	0	0	0	0	0	0	cycle
t _{MCD}	Mode Register Set to Command Delay Time	1	1	1	1	1	1	cycle

AC TEST CONDITIONS (Input/Output Reference Level: 1.4V)



ORDERING INFORMATION**Commercial Range: 0°C to 70°C**

Frequency	Speed (ns) Cycle Time	Order Part No.	Package
125 MHz	- 8	IS42G32256-8TQ	TQFP
100 MHz	-10	IS42G32256-10TQ	TQFP

ISSI®***Integrated Silicon Solution, Inc.***

2231 Lawson Lane
Santa Clara, CA 95054
Fax: (408) 588-0806
Toll Free: 1-800-379-4774
<http://www.issi.com>