

TriQuint's GA9101 Transmitter and GA9102 Receiver, in conjunction with the GA9103 ENDEC, provide a comprehensive electrical and physical interface in compliance with the ANSI Fibre Channel Standard. In conjunction with a customer-supplied ENDEC, the GA9101 and GA9102 also provide a fully-compliant interface with the ESCON™ standard. The GA9101/GA9102 chip set can also be used for local-area network applications operating at serial data rates of 194.4 Megabaud (payload at 155.52 Megabits/sec).

The Fibre Channel Specification is implemented as a standard I/O channel interface for either serial interconnection of peripherals to computers or for communication between computers. Fibre Channel links communicate over distances of up to 10 kilometers at baud rates from 132.8125 Megabaud to 1.0625 Gigabaud. GA9101 and GA9102 chips are designed to operate at serial baud rates of 194.4, 200.0, and 265.625 Megabaud.

The Fibre Channel standard provides a variety of physical media and data rates to accommodate different cost/performance needs. The framing protocol also provides flexibility, so different implementations can use various features of the standard to optimize system performance. GA9101 and GA9102 Transmitter/Receiver chips are designed using a TriQuint-proprietary 0.7 micron One-Up™ GaAs process. They interface either directly to an electrical medium or to a fiber-optic interface. The chips perform parallel-to-serial conversion, bit clock generation, receive clock/data recovery, and serial-to-parallel conversion.

Along with a fiber-optic module, this chip set will provide a complete FC-0 and FC-1 solution for a Fibre Channel data link. Additionally, the GA9101 and GA9102 can be used for serial SCSI, point-to-point serial communication, and other network applications.

GA9101/ GA9102

Fibre Channel Transmitter and Receiver

Features

- Fully Fibre-Channel- and ESCON™-compatible
- With fiber optics and ENDEC, makes a complete FC-0, FC-1 solution
- TTL-compatible 10-bit-wide data bus with 19.44, 20.00, or 26.5625 MHz byte clock
- Serial rate of 194.4, 200.0, or 265.625 Mbaud with on-chip bit clock generation
- On-chip clock and data-recovery PLL
- Automatic byte alignment to 8b/10b code
- Low power dissipation — 700 mW per chip (typical)
- 28-pin surface-mount package

The ESCON I/O interface provides an optical-fiber communication link between I/O devices and main storage of IBM or compatible computers implementing Enterprise Systems Architecture/390™ (ESA/390™). A customer-supplied ENDEC completes the interface by implementing the data and control encoding/decoding functions of the ESCON standard, and typically also provides CRC and parity generate/check functions.

The 10-bit data bus of the GA9101 and GA9102 chips interfaces with the GA9103 CMOS ENDEC chip, which provides data, ordered-set, and line-state encoding and decoding functions described in the Fibre Channel Physical Layer standard (FC_PH). In addition, it performs 32-bit CRC and parity generate/check functions.

Functional Description – GA9101 Transmitter

The XMT PLL block synthesizes the reference bit clock, XBITCLK, which is derived from the transmit clock input, TXCLK. The frequency of TXCLK is 19.44, 20.00, or 26.5625 MHz, which is multiplied by 10 through an internal Phase-Locked Loop to obtain an XBITCLK of 194.4, 200.0, or 265.625 MHz, respectively. The XBITCLK provides the bit timing to the transmit path.


This data is then serialized using the XBITCLK from the PLL block. During serialization, the most-significant bit, BTXD9, is transmitted first, followed by BTXD8 . . . BTXD0. The serial data is sent out using the differential PECL driver. The LOOPEN input signal selects the transmit output as shown in the table. The unselected differential outputs are forced to a logic LOW state.

The INPUT REGISTER loads the 10-bit-wide input data, BTXD0..9, from the ENDEC on the positive edge of TXCLK. It sends the data out to the PARALLEL-TO-SERIAL block.

The SIG and SIGN differential PECL signals originate from the optical receiver and, when active, indicate the presence of input optical signals. SIGDET is an active-HIGH TTL signal derived from SIG and SIGN, through the PECL-to-TTL TRANSLATOR.

The XMTLD signal strobes the 10-bit-wide data into the PARALLEL-TO-SERIAL CONVERTER functional block.

Figure 1. GA9101 Transmitter



As required by the Fibre Channel standard, the GA9101/ GA9102 provide a Loopback mode for a system test at speed. When LOOPEN = 1, the TLX and TLY outputs of the GA9101 are enabled and are transmitted to the RLX and RLY inputs of the local receiver. In the normal mode (LOOPEN = 0), the TX and TY outputs of the transmitter are enabled.

Functional Description – GA9102 Receiver

The MUX block receives its inputs from the RX, RY differential inputs and the looped transmit outputs connected to RLX and RLY. Its output goes to the CLOCK/DATA RECOVERY block. The MUX output is selected by the LOOPEN pin as outlined in Table 2.

Table 2. Clock Recovery Input Selection

LOOPEN	MUX Output
0	RX, RY
1	RLX, RLY

The CLOCK/DATA RECOVERY (CDR) circuit recovers the clock information from the input data at serial transmission rates of 194.4, 200.0, or 265.625 Megabaud. The CDR block uses the REFCLK to aid in frequency acquisition of the recovered clock, called CLOCK, which is then used to retime the data,

Figure 2. GA9102 Receiver




Table 3. Transmit Output Selection

LOOPEN	Tx Output
0	TX, TY
1	TLX, TLY

removing any jitter components. If REFCLK is present, the initial receiver bit-synchronization time to valid incoming data is less than 200 microseconds. The receiver is guaranteed to have valid outputs 1 ms after valid REFCLK and serial data are applied. Once synchronized, if a phase discontinuity occurs in the incoming data, the receiver resynchronizes in less than 2500 bit times, (with 95% probability).

The recovered data is converted to a 10-bit data word by the SERIAL-TO-PARALLEL CONVERTER (SPC) logic. The CLOCK signal is used by the SPC and the RX CLOCK GENERATE blocks to provide the necessary bit timing.

The SERIAL-TO-PARALLEL CONVERTER block does the serial-to-parallel conversion. The parallel conversion is to 10 bits, which corresponds to the

DATACOM PRODUCTS


GA9101/9102

undecoded byte output of the 8b/10b coding scheme. The output of this block is sent to the OUTPUT REGISTER. The SPC also generates the SYNC signal upon receipt of a K28.5 byte, (001111 1010 or 110000 0101), provided the SYNCEN pin is HIGH. The SYNC signal is always LOW if SYNCEN is inactive. When the SYNCEN signal is LOW, the device retains the previous alignment for the incoming K28.5 byte. The SYNCEN signal is useful when the host decides to disable byte alignment to the incoming K28.5. Using this pin, the host may decide to align only under certain circumstances, such as power up or loss of word synchronization (see the GA9103 ENDEC data sheet). The SYNCEN pin can also be of use in non-Fibre-Channel applications where byte alignment to a different pattern may be done by the interfacing logic.

The RX CLOCK GENERATE block is used to generate the Receive Byte Clock, RXCLK. RXCLK is 19.44, 20.00, or 26.5625 MHz, corresponding to the serial baud rate of 194.4, 200.0, or 265.625 Megabaud, respectively. The RXCLK is realigned synchronous to the SYNC signal from the SERIAL-TO-PARALLEL CONVERTER. On power up, the RXCLK provides arbitrary alignment for the incoming data until the arrival of the first K28.5 byte while SYNCEN is HIGH.

The OUTPUT REGISTER takes in the 10-bit-wide output from the SERIAL-TO-PARALLEL CONVERTER block and generates output data BRXD0..9. BRXD0..9 interfaces to the ENDEC chip and can be strobed on the negative edge of RXCLK. The received bit sequence within each 10 bits of serial data is BRXD9 . . BRXD0.

Figure 3. System Block Diagram – Fibre Channel



Specifications

Figure 4. TTL Test Load, RXCLK




Figure 6. PECL Test Load




Figure 5. TTL Test Load, All Other TLL Outputs




Table 4. Capacitance¹

Symbol	Description	Test Conditions	Min.	Typ.	Max.	Units
C _{IN}	Input capacitance	V _{IN} = 2.0 V at f = 1 MHz		6		pF
C _{OUT}	Output capacitance	V _{OUT} = 2.0 V at f = 1 MHz		9		pF

Notes: 1. These parameters are not 100% tested, but are periodically sampled.

Table 5. Absolute Maximum Ratings¹

Symbol	Description	Test Conditions	Min.	Typ.	Max.	Units
T _{storage}	Storage Temperature		-65	150		°C
T _{case}	Case Temperature		-55	125		°C
V _{CC} ¹	Supply Voltage to ground		-0.5	7.0		V
V _I	DC Input voltage		-0.5	V _{CC} + 0.5		V
I _I	DC Input current		-30	+5		mA

Notes: 1. Exceeding the absolute maximum ratings may damage these devices.

Table 6. Operating Conditions¹

Parameter	Description	Min.	Typ.	Max.	Units
V _{CC}	Supply Voltage	5 (-5%)	5	5 (+5%)	V
T _A	Ambient Temperature	0		70	°C
I _{CC} ²	Power supply current		115	160	mA

Notes: 1. Proper functionality is guaranteed under these conditions.
 2. With V_{CC} = Max, static.

Table 7. DC Characteristics—GA9101 Transmitter TTL Signals (BTXDO..9, TXCLK, SIGDET, LOOPEN)

Symbol	Description	Test Conditions	Limits ¹			Unit
			Min.	Typ.	Max.	
V _{OH}	Output HIGH voltage	V _{CC} = Min I _{OH} = -1.6 mA V _{IN} ² = V _{IH} or V _{IL} I _{OH} = -3.2 mA ³	2.4	3.7		V
V _{OL}	Output LOW voltage	V _{CC} = Min I _{OL} = 4 mA V _{IN} ² = V _{IH} or V _{IL} I _{OL} = 8 mA ³		0.2	0.5	V
I _{SC} ⁴	Output short-circuit current	V _{CC} = Max V _{OUT} = 0.5 V	-15		-100	mA
I _{IL}	Input LOW current	V _{CC} = Max V _{IN} = 0.4 V			-400	μA
I _{IH}	Input HIGH current	V _{CC} = Max V _{IN} = 2.7 V			25	μA
I _I	Input HIGH current	V _{CC} = Max V _{IN} = 5.5 V			1	mA
V _{IH} ⁵	Input HIGH level	Guaranteed input logical HIGH voltage for all inputs	2.0			V
V _{IL} ⁵	Input LOW level	Guaranteed input logical LOW voltage for all inputs			0.8	V
V _I	Input clamp voltage	V _{CC} = Min I _{IN} = -18 mA			-1.2	V

Notes: 1. Typical limits are: V_{CC} = 5.0 V and T_A = 25 °C.
 2. The TTL inputs could be high or low.
 3. These are absolute values with respect to device ground.
 4. No more than one output should be tested at a time. Duration of the short circuit should not exceed one second.

Table 8. DC Characteristics—GA9101 Transmitter PECL Signals (TX, TY, TLX, TLY, SIG, SIGN)

Symbol	Description	Test Conditions	Limits ¹			Unit
			Min.	Typ.	Max.	
I _{IL}	Input LOW current	V _{CC} = Max V _{IN} = 2.4 V	0.5			μA
I _{IH}	Input HIGH current	V _{CC} = Max V _{IN} = V _{CC} - 0.5 V			250	μA
V _{IHS}	Highest input HIGH voltage	V _{CC} = Max			V _{CC} - 0.50	V
V _{I LS}	Lowest input LOW voltage	V _{CC} = Min	2.4			V
V _{DIF}	Differential input voltage	V _{CC} = Min	0.4		1.2	V
V _{ICM}	Input common mode voltage	V _{CC} = Min	2.8		V _{CC} - 0.7	V
V _{OH}	Output HIGH voltage	V _{CC} = Min PECL load V _{CC} = V _{CC} - 1.025			V _{CC} - 0.5	V
V _{OL}	Output LOW voltage	V _{CC} = Min PECL load	V _{CC} = V _{CC} - 2.0		V _{CC} - 1.62	V
V _{CMO}	Output common mode voltage		V _{CC} - 1.6		V _{CC} - 1.2	V
DV _{OUT}	Output Differential voltage		0.75		1.2	V

Notes: 1. Typical limits are: V_{CC} = 5.0 V and T_A = 25°C.

2. The TTL inputs could be HIGH or LOW.

3. The RXCLK signal has an 8 mA I_{OL}. All other outputs have a 4 mA I_{OL}.

4. These are absolute values with respect to device ground.

5. No more than one output should be tested at a time. Duration of the short circuit should not exceed one second.

Table 9. DC Characteristics—GA9102 Receiver TTL Signals (BRXD0..9, RXCLK, SYNC, REFCLK, LOOPEN)

Symbol	Description	Test Conditions	Limits ¹			Unit
			Min.	Typ.	Max.	
V _{OH}	Output HIGH voltage	V _{CC} = Min I _{OH} = -1.6 mA V _{IN} ² = V _{IH} or V _{IL} = -3.2 mA ³	2.4	3.7		V
V _{OL}	Output LOW voltage	V _{CC} = Min I _{OL} = 4 mA V _{IN} ² = V _{IH} or V _{IL} = 8 mA ³		0.2	0.5	V
I _{SC} ⁵	Output short-circuit current	V _{CC} = Max V _{OUT} = 0.5 V	-15		-120	mA
I _{IL}	Input LOW current	V _{CC} = Max V _{IN} = 0.40 V			-400	μA
I _{IH}	Input HIGH current	V _{CC} = Max V _{IN} = 2.7 V			25	μA
I _I	Input HIGH current	V _{CC} = Max V _{IN} = 5.5 V			1	mA
V _{IH} ⁴	Input HIGH level	Guaranteed input logical HIGH voltage for all inputs	2.0			V
V _{IL} ⁴	Input LOW level	Guaranteed input logical LOW voltage for all inputs			0.8	V
V _I	Input clamp voltage	V _{CC} = Min I _{IN} = -18 mA			-1.2	V
I _{CC}	Power supply current	V _{CC} = Max		150	180	mA

Notes: 1. Typical limits are: V_{CC} = 5.0 V and T_A = 25°C.

2. The TTL inputs could be HIGH or LOW.

3. The RXCLK signal has an 8 mA I_{OL}. All other outputs have a 4 mA I_{OL}.

4. These are absolute values with respect to device ground.

5. No more than one output should be tested at a time. Duration of the short circuit should not exceed one second.

GA9101/9102

Table 10. DC Characteristics—GA9102 Receiver PECL Signals (RX, RY, RLX, RLY)

Symbol	Description	Test Conditions	Min.	Limits ¹		Unit
				Typ.	Max.	
I _{IL}	Input LOW current	V _{CC} = Max V _{IN} = 2.4 V	0.5			μA
I _{IH}	Input HIGH current	V _{CC} = Max V _{IN} = V _{CC} - 0.5 V			250	μA
V _{IHS}	Highest Input HIGH voltage	V _{CC} = Min			V _{CC} - 0.5	V
V _{ILS}	Lowest Input LOW voltage	V _{CC} = Max	2.4			V
V _{DIF}	Differential Input voltage	V _{CC} = Min	0.4		1.2	V
V _{ICM}	Input Common Mode voltage	V _{CC} = Min	2.8		V _{CC} - 0.7	V

Notes: 1. Typical limits are: V_{CC} = 5.0 V and T_A = 25°C.

2. The TTL inputs could be HIGH or LOW.

3. These are absolute values with respect to device ground.

4. No more than one output should be tested at a time. Duration of the short circuit should not exceed one second.

Table 11. AC Specifications—GA9101 Transmitter

Parameter	Description	Min.	Typ.	Max.	Units
T ₁	BTXD0..9 Setup Time	2.50			ns
T ₂	BTXD0..9 Hold Time	2.50			ns
T ₃	TXCLK Pulse Width HIGH	15.00			ns
T ₄	TXCLK Pulse Width LOW	15.00			ns
T ₅ ¹	TXCLK Period (T)	37.30		52.00	ns
T ₆	TX, TY, TLX, TLY Rise Time	250		750	ps
T ₇	TX, TY, TLX, TLY Fall Time	250		750	ps
T ₈	TX ~ TY or TLX ~ TLY Skew			60	ps
T ₉ ²	TX, TY or TLX, TLY Output Jitter – Deterministic Jitter (DJ)			60	ps
	– Random Jitter (RJ)			275	ps
T ₁₀	Propagation Delay SIG, SIGN to SIGDET			20	ns

Notes: 1. TXCLK period = (10/baud rate) ±0.01%, where baud rate is 194.4, 200.0, or 265.625 Mbaud.

2. These numbers are measured single-ended, using the High Gain Method @ 25 MHz.

3. The jitter numbers are for a BER of 10⁻¹².

Figure 7. Bus Timing—GA9101 Transmitter




Figure 8. Serial Output Timing —GA9101





Figure 9. Serial Output Timing —GA9101



DATACOM PRODUCTS

Table 12. AC Specifications—GA9102 Receiver

Parameter	Description	Min.	Typ.	Max.	Units
T ₂₁	REFCLK Pulse width LOW	15.00			ns
T ₂₂	REFCLK Pulse width HIGH	15.00			ns
T ₂₃ ¹	REFCLK Period	37.30		52.00	ns
T ₂₄	BRXDO..9 Valid to RXCLK	T ₂₈ /5			ns
T ₂₅	BRXDO..9 Time from RXCLK	2.00			ns
T ₂₆	RXCLK Pulse width LOW	(T ₂₈ /2) – 2.50			ns
T ₂₇	RXCLK Pulse width HIGH	(T ₂₈ /2) – 2.50			ns
T ₂₈ ¹	RXCLK Period	37.30		52.00	ns
T ₂₉	SYNC Valid to RXCLK	T ₂₈ /5			ns
T ₃₀	SYNC Time from RXCLK	2.00			ns
T ₃₁ ²	RX, RY, RLX, RLY Rise time			1.50	ns
T ₃₂ ²	RX, RY, RLX, RLY Fall time			1.50	ns
T ₃₃	RX ~ RY or RX ~ RLY Skew			1.50	ns
T ₃₄	RX, RY, RLX, RLY, Peak-to-peak input jitter ³	0.07*T ₂₈			ns

Notes: 1. REFCLK and RXCLK period = (10/baud rate) ±0.01%, where baud rate is 194.4, 200.0, or 265.625 Megabaud.

2. Measured at V_{DIFF} = 0.4 V.

3. The jitter numbers are for a BER of 10⁻¹².

Figure 10. Bus Timing—GA9102 Receiver





Table 13. Synchronization Times

Description	Min.	Typ.	Max.	Units
Power Up or application of REFCLK			1	ms
Application of valid data			200	μs
Resynchronization after phase shift on data			2500	bit times

Figure 11. Serial Input Timing —GA9102



DATAKOM
PRODUCTS

GA9101/9102

Pinouts

Figure 12. GA9101 and GA9102 Pinouts

The pinouts for the Transmitter and Receiver are arranged for easy interface to the ENDEC and optics.




Table 14. GA9101 Pin Definitions


Symbol	Pin #	I/O	Qty.	Logic Level	Active	Description
TX, TY	13, 14	OUTPUT	2	PECL	NRZ	Differential Serial Data Output
TLX, TLY	16, 17	OUTPUT	2	PECL	NRZ	Diff. Serial Data Output, Loopback
SIGN, SIG	9, 10	INPUT	2	PECL	HIGH	Optical Signal Present
BTXD0..9	7, 6, 3-1, 28, 27, 24-22	INPUT	10	TTL	HIGH	Transmit Data Input
TXCLK	21	INPUT	1	TTL	HIGH	Transmit/PLL Reference Clock (19.44 to 26.5625 Mhz)
LOOPEN	20	INPUT	1	TTL	HIGH	Enable Loopback
SIGDET	8	OUTPUT	1	TTL	HIGH	Signal Detected
VCC	5, 19, 26	INPUT	3	N/A	N/A	+5 Volt Supply
GND	4, 11, 12, 15, 18, 25	INPUT	6	N/A	N/A	Ground

Table 15. GA9102 Pin Definitions

Symbol	Pin #	I/O	Qty.	Logic Level	Active	Description
RX, RY	17, 16	INPUT	2	PECL	NRZ	Differential Serial Data Input
RLX, RLY	14, 13	INPUT	2	PECL	NRZ	Diff. Serial Data Input, Loopback
BRXD0..9	7, 6, 3-1, 28, 27, 24-22	OUTPUT	10	TTL	HIGH	Receive Output Data
RXCLK	8	OUTPUT	1	TTL	HIGH	Receive Clock
SYNC	21	OUTPUT	1	TTL	HIGH	Receive Byte Sync
LOOPEN	10	INPUT	1	TTL	HIGH	Enable Loopback
REFCLK	9	INPUT	1	TTL	HIGH	Oscillator Clock (19.44 to 26.5625 MHz)
SYNCEEN	20	INPUT	1	TTL	HIGH	Align to K28.5
VCC	5, 19, 26	INPUT	3	N/A	N/A	+5 Volt Supply
GND	4, 11, 12, 15, 18, 25	INPUT	6	N/A	N/A	Ground

Packaging

Figure 15. 28-Pin MQuad J-leaded Package



Ordering Information

GA9101-2MC Transmitter
GA9102-2MC Receiver

Additional Information

For latest specifications, additional product information, worldwide sales and distribution locations, and information about TriQuint:

Web: www.triquint.com **Tel:** (503) 615-9000
Email: sales@tqs.com **Fax:** (503) 615-8900

For technical questions and additional information on specific applications:

Email: applications@tqs.com

The information provided herein is believed to be reliable; TriQuint assumes no liability for inaccuracies or omissions. TriQuint assumes no responsibility for the use of this information, and all such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. TriQuint does not authorize or warrant any TriQuint product for use in life-support devices and/or systems.

Copyright © 1997 TriQuint Semiconductor, Inc. All rights reserved.

Revision 1.1.B April 1999