UNISONIC TECHNOLOGIES CO., LTD

## U7313   *CMOS IC*

AUDIO PROCESSOR IC

■ **DESCRIPTION**

The **U7313** is a 3-stereo inputs and 4-speaker outputs digital audio processor which incorporates volume, tone(bass and treble) , balance(left/right)and fader(front/rear) into a single chip. Selectable input gain and loudness function are provided to build a highly effective electronic audio processor having the highest performance and reliability with the external components. The AC signal setting is obtained by resistor networks and switches which are set by programming serial input signal via I^2C bus. In addition, BiCOMS processes are utilized for low distortion, low noise and low DC stepping.

The **U7313** is designed for quality audio applications in car radio and Hi-Fi systems.

DIP-28

SOP-28

■ **FEATURES**

* Support I^2C bus interface
* 3 stereo inputs and selectable input gain
* Volume control in 1.25dB/step
* Loudness function
* Bass and treble control
* 4 independent speakers control
* Independent mute function
* Low distortion
* Low noise and DC stepping

■ **ORDERING INFORMATION**

Ordering Number	Package	Packing
U7313G-D28-T	DIP-28	Tube
U7313G-S28-R	SOP-28	Tape Reel

U7313G-D28-R
—— (1)Packing Type
—— (2)Package Type
—— (3)Green Package

(1) R: Tape Reel

(2) D28: DIP-28, S28: SOP-28

(3) G: Halogen Free and Lead Free

■ **MARKING**

PACKAGE	MARKING
DIP-28	28 27 26 25 24 23 22 21 20 19 18 17 16 15 UTC ☐☐☐☐ → Date Code U7313G ☐☐ → Lot Code 1 2 3 4 5 6 7 8 9 10 11 12 13 14
SOP-28	28 27 26 25 24 23 22 21 20 19 18 17 16 15 UTC ☐☐☐☐ → Date Code U7313G ☐☐ → Lot Code 1 2 3 4 5 6 7 8 9 10 11 12 13 14

■ **PIN CONFIGURATION**

Pin	Name		Pin	Name
1	C_{REF}		28	SCL
2	V_{DD}		27	SDA
3	GND		26	DIGGND
4	L		25	OUTLF
5	R		24	OUTRF
6	INR		23	OUTLR
7	OUTR		22	OUTRR
8	LOUDR		21	BOUTR
9	R3		20	BINR
10	R2		19	BOUTL
11	R1		18	BINL
12	LOUDL		17	OUTL
13	L3		16	INL
14	L2		15	L1

U7313

■ **PIN DESCRIPTIONS**

PIN NO.	PIN NAME	I/O	PIN DESCRIPTION
1	C_{REF}		Internal reference voltage, typical value is vdd/2, connect a capacitor to gnd to depress ripple voltage.
2	V_{DD}		Supply voltage.
3	GND		Analog gnd.
4	L	I	Connect a capacitor to gnd, the center frequency and quality of the response behavior of treble module can be chosen by the capacitor. (Left speaker)
5	R	I	Connect a capacitor to gnd, the center frequency and quality of the response behavior of treble module can be chosen by the capacitor. (Right speaker)
6	INR	I	Input of volume module.(Right speaker)
7	OUTR	O	Output of gain module.(Right speaker)
8	LOUDR	I	Connect a capacitor to gnd, change the capacitor can adjust the amplitude-frequency characteristic of loudness.(Right speaker)
9	R3	I	Channel 3 input.(Right speaker)
10	R2	I	Channel 2 input.(Right speaker)
11	R1	I	Channel 1 input.(Right speaker)
12	LOUDL	I	Connect a capacitor to gnd, change the capacitor can adjust the frequency-amplitude characteristic of loudness.(Left speaker)
13	L3	I	Channel 3 input.(Left speaker)
14	L2	I	Channel 2 input.(Left speaker)
15	L1	I	Channel 1 input.(Left speaker)
16	INL	I	Input of volume module.(Left speaker)
17	OUTL	O	Output of gain module.(Left speaker)
18	BINL	I	See the application circuit, change the capacitor and the resistor can adjust the center frequency and quality of the response behavior of bass module.(Left speaker)
19	BOUTL	I	See the application circuit, change the capacitor and the resistor can adjust the center frequency and quality of the response behavior of bass module. (Left speaker)
20	BINR	I	See the application circuit, change the capacitor and the resistor can adjust the center frequency and quality of the response behavior of bass module. (Right speaker)
21	BOUTR	I	See the application circuit, change the capacitor and the resistor can adjust the center frequency and quality of the response behavior of bass module. (Right speaker)
22	OUTRR	O	Output of the right rear speaker.
23	OUTLR	O	Output of left rear speaker.
24	OUTRF	O	Output of right front speaker.
25	OUTLF	O	Output of left front speaker.
26	DIG GND		Digital gnd of serial I²C bus.
27	SDA	I/O	Data signal of serial I²C bus.
28	SCL	I	Clock signal of serial I²C bus.

■ **BLOCK DIAGRAM**

■ **ABSOLUTE MAXIMUM RATINGS** (T_A=25ºC, unless otherwise specified)

PARAMETER	SYMBOL	RATINGS	UNIT
DC Supply Voltage	V_{DD}	-0.5~10.2	V
Max Input Clock Speed of Serial I^{2}C Bus Signal	B_{CLK}	100	KBit/s
Operating Ambient Temperature	T_{OPR}	-40~+85	°C
Storage Temperature	T_{STG}	-55~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied

■ **OVERALL CHARACTERSTICS**

| PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC Supply Voltage	V_{DD}		6	9	10	V
Supply Current	I_S	V_{DD}=9V		8	11	mA
Ripple Rejection	|RR|	V_S=9V, R_L=10KΩ,R_G=600Ω	60	80		dB
Signal to Noise Ratio	S/N	All gains=0dB; V_{OUT}=1Vrms		106		dB
Total Harmonic Distortion	THD	V=1Vrms f=1KHZ		0.01	0.1	%
Channel Separation	S(channel)	f=1KHZ		103		dB
Input Gain Per Step	Au(gain)			3.75		dB/step
Volume Control Per Step	Au(volume)			1.25		dB/step
Bass Control Per Step	Au(bass)	f =100HZ		2		dB/step
Treble Control Per Step	Au(treble)	f =20KHZ		2		dB/step
Speaker Control Per Step	Au(speaker)			1.25		dB/step
Total Tracking Error	Au(error)	Au=0 to -20dB		0	1	dB
		-20 to -60dB		0	2	

■ **MODULE CHARACTERISTICS**

(T_A=25ºC, V_{DD} =9V, R_L=10KΩ, (gain and all control 0dB), f=1KHZ unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNIT
DC SUPPLY						
DC Supply Voltage	V_{DD}		6	9	10	V
Supply Current	I_S			8	11	mA
GAIN & INPUT SELECTOR						
Input Resistance	$R_{I\,G}$	Input1,2,3	35	50	70	KΩ
Clipping Level	V_{CL}		2	2.5		Vrms
Input Separation(input 1,2,3)	S_{IN}		80	100		dB
Output Load resistance	R_L	OUTL OUTR	2			KΩ
Gain Range	G_{IN}			11.25		dB
Min. Gain	G_{INmin}		-1	0	1	dB
Max. Gain	G_{INmax}			11.25		dB
Adjacent Gain Steps	G_{STEP}			3.75		dB
Input Noise	e_{IN}	G=11.25dB		2		uV
DC Shift Voltage Steps	V_{DC}	adjacent gain steps		4	20	mV
		G=18.75 to Av max		4		mV
VOLUME CONTROL						
Input Resistance	$R_{I\,V}$	Pin6,16	20	33	50	KΩ
Control Range	Gv		70	75	80	dB
Min. Attenuation	Au_{MIN}		-1	0	1	dB
Max. Attenuation	Au_{MAX}		70	75	80	dB
Adjacent Attenuation Steps	Au_{STEP}		0.5	1.25	1.75	dB
Attenuation Set Error	E_A	Au=0 to -20dB	-1.25	0	1.25	dB
		Au=-20 to -60dB	-3		2	dB

■ **MODULE CHARACTERISTICS(Cont.)**

| PARAMETER		SYMBOL	TEST CONDITION		MIN	TYP	MAX	UNIT
Tracking Error		E_T					2	dB
DC Shift Voltage Steps		V_{DC}	Adjacent attenuation steps			0	3	mV
			from 0dB to Au max			0.5	7.5	mV
BASS CONTROL								
Control Range		G_b	Center freq=100HZ		±12	±14	±16	dB
Adjacent Attenuation Steps		B_{STEP}			1	2	3	dB
Internal Feedback Resistance		R_B			34	44	58	KΩ
TREBLE CONTROL								
Control Range		G_t	Center freq=20KHZ		±13	±14	±15	dB
Adjacent Attenuation Steps		T_{STEP}			1	2	3	dB
SPEAKER ATTENUATORS								
Control Range		G_S			35	37.5	40	dB
Adjacent Attenuation Steps		S_{STEP}			0.5	1.25	1.75	dB
Attenuation Set Error		E_A					1.5	dB
Output Mute Attenuation		Au_{MUTE}			80	100		dB
DC Shift Voltage Steps		V_{DC}	adjacent attenuation steps			0	3	mV
			from 0 to mute			1	10	mV
OUTPUTS								
Clipping Level		V_{OCL}	d=0.3%		2	2.5		Vrms
Output Load Resistance		R_L			2			KΩ
Output Load Capacitance		C_L					10	nF
Output Resistance		R_{OUT}			30	75	120	Ω
Output DC Voltage		V_{OUT}			4.2	4.5	4.8	V
EFFECT OF AUDIO PROCESSING								
Output Noise		$eN_{(OUT)}$	BW=20-20kHZ, flat output muted			2.5		µV
			all gains=0dB			5	15	µV
			BW=20-20kHZ , a curve all gains=0dB			3		µV
Signal to Noise Ratio		S/N	all gains=0dB; V_{OUT}=1Vrms			106		dB
Distortion		d	Au=0,V_{IN}=1Vrms			0.01	0.1	%
			Au=-20dB	V_{IN}=1Vrms		0.09		%
				V_{IN}=0.3Vrms		0.04		%
Channel Separation(left/right)		S(channel)			80	103		dB
Total Tracking Error		Au(error)	Au=0 to -20dB			0	1	dB
			Au=-20dB to -60dB			0	2	dB
I²C BUS INPUT								
Input Voltage	Low	V_{IL}					1	V
	High	V_{IH}			3			V
Input Current		I_{IN}			-5		+5	µA
Output Voltage SDA Acknowledge		V_{OUT}	I_{OUT}=1.6mA				0.4	V

U7313

∎ **APPLICATION CIRCUIT**

■ I²C BUS INTERFACE

The master communicated with U7313 by two lines SDA and SCL which should connect pull-up resistors to positive supply voltage. See the figure below.


■ BYTE FORMAT

The byte transferred from SDA line should contain 8 bit binary data, and followed an acknowledge bit. The MSB is transferred first, Maximum clock speed is 100Kbit/s.Detail see the figures below.

Note:When SCL is high level ,SDA data should be stable;
SDA data can be change only when the SCL is low.

Note:When SCL is high, SDA is high to low, start to receive data.
When SCL is high,SDA is low to high ,stop receiving data.

■ **ACKNOWLEDGE**

The master puts a resistive high level on the SDA line during the acknowledge clock pulse. The slave which acknowledge pull down the SDA line during the acknowledge clock pulse. The SDA line keep in a stable low state. The slave which has been addressed has to generate an acknowledge after receiving each byte. If the SDA line still at the high level during the ninth clock pulse time, the master can generate the stop information to abort the transfer.

If want to abort the acknowledge information, the master can stop detecting the acknowledge by waits one clock without checking, then sends the new data. This approach of course is less protected from misoperation and decrease the noise immunity.

U7313

■ **FUNCTION CONTROL**

Chip address

MSB					LSB		
1	0	0	0	1	0	0	0

Quick reference

MSB						LSB		FUNCTION
0	0	B2	B1	B0	A2	A1	A0	Volume Control
1	0	0	B1	B0	A2	A1	A0	Speaker LF
1	0	1	B1	B0	A2	A1	A0	Speaker RF
1	1	0	B1	B0	A2	A1	A0	Speaker LR
1	1	1	B1	B0	A2	A1	A0	Speaker RR
0	1	0	G1	G0	S2	S1	S0	Gain & Input Selector
0	1	1	0	C3	C2	C1	C0	Bass Control
0	1	1	1	C3	C2	C1	C0	Treble Control

Gain & input selector

MSB							LSB	FUNCTION
0	1	0	G1	G0	S2	S1	S0	Audio Switch
						0	0	Stereo 1
						0	1	Stereo 2
						1	0	Stereo 3
						1	1	Stereo4(nonuse)
					0			LOUDNESS ON
					1			LOUDNESS OFF
				0	0			+11.25dB
				0	1			+7.5dB
				1	0			+3.75dB
				1	1			0dB

For example:

Input: stereo 3   Gain:+3.75dB   Loudness on

The 8 bit string is: 0 1 0 1 0 0 1 0

U7313

CMOS IC

■ **FUNCTION CONTROL(Cont.)**

Volume control

MSB					LSB			FUNCTION(dB)
0	0	B2	B1	B0	A2	A1	A0	
					0	0	0	0
					0	0	1	-1.25
					0	1	0	-2.5
					0	1	1	-3.75
					1	0	0	-5
					1	0	1	-6.25
					1	1	0	-7.5
					1	1	1	-8.75
0	0	B2	B1	B0	A2	A1	A0	
		0	0	0				0
		0	0	1				-10
		0	1	0				-20
		0	1	1				-30
		1	0	0				-40
		1	0	1				-50
		1	1	0				-60
		1	1	1				-70

For example:　Volume -32.5dB　the 8 bit string is:　0 0 0 1 1 0 1 0

Bass control

0	1	1	0	C3	C2	C1	C0	FUNCTION(dB)
				0	0	0	0	-14
				0	0	0	1	-12
				0	0	1	0	-10
				0	0	1	1	-8
				0	1	0	0	-6
				0	1	0	1	-4
				0	1	1	0	-2
				0	1	1	1	0
				1	1	1	1	0
				1	1	1	0	2
				1	1	0	1	4
				1	1	0	0	6
				1	0	1	1	8
				1	0	1	0	10
				1	0	0	1	12
				1	0	0	0	14

For example:　Bass control -4dB　the 8 bit string is:　0 1 1 0 0 1 0 1

footer
UNISONIC TECHNOLOGIES CO., LTD
www.unisonic.com.tw
11 of 14
QW-R502-173.C

U7313

■ **FUNCTION CONTROL(Cont.)**

Treble control

0	1	1	1		C3	C2	C1	C0	FUNCTION (dB)
					0	0	0	0	-14
					0	0	0	1	-12
					0	0	1	0	-10
					0	0	1	1	-8
					0	1	0	0	-6
					0	1	0	1	-4
					0	1	1	0	-2
					0	1	1	1	0
					1	1	1	1	0
					1	1	1	0	2
					1	1	0	1	4
					1	1	0	0	6
					1	0	1	1	8
					1	0	1	0	10
					1	0	0	1	12
					1	0	0	0	14

For example: Treble control -4dB   the 8 bit string is: 0 1 1 1 0 1 0 1

Speaker attenuators

MSB					LSB			FUNCTION (dB)
1	0	0	B1	B0	A2	A1	A0	SPEAKER LF
1	0	1	B1	B0	A2	A1	A0	SPEAKER RF
1	1	0	B1	B0	A2	A1	A0	SPEAKER LR
1	1	1	B1	B0	A2	A1	A0	SPEAKER RR
					0	0	0	0
					0	0	1	-1.25
					0	1	0	-2.5
					0	1	1	-3.75
					1	0	0	-5
					1	0	1	-6.25
					1	1	0	-7.5
					1	1	1	-8.75
	0	0						0
	0	1						-10
	1	0						-20
	1	1						-30
	1	1			1	1	1	Mute

For example: Output   SPEAKER RF   -15dB
The 8 bit string is: 1 0 1 0 1 1 0 0

■ TYPICAL CHARACTERISTICS

Figure 1: Volume+Loudness attenuation vs. Frequency vs. Volume control (C10,C11=100nF)


Figure 2: Volume+Loudness attenuation vs. Frequency vs. External Capacitor (Volume=-40dB)

Figure 3: Tone response(bass and treble control vs. amplitude-frequency response)