

# DRAM

# 256K x 4 DRAM

## STATIC COLUMN

**DRAM**

### FEATURES

- Industry-standard x4 pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply
- Low power, 3mW standby; 175mW active, typical
- All inputs, outputs and clocks are TTL-compatible
- 512-cycle refresh in 8ms
- Refresh modes:  $\overline{\text{RAS}}$  ONLY,  $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  (CBR) and HIDDEN
- STATIC COLUMN access cycle

### OPTIONS

- Timing
  - 70ns access
  - 80ns access
  - 100ns access

### MARKING

- Packages
 

Plastic DIP (300 mil)	None
Plastic SOJ (300 mil)	DJ
Plastic ZIP (350 mil)	Z


- Part Number Example: MT4C4258DJ-7

### GENERAL DESCRIPTION


The MT4C4258 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x4 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 18 address bits, which are entered 9 bits (A0-A8) at a time.  $\overline{\text{RAS}}$  is used to latch the first 9 bits and  $\overline{\text{CAS}}$  the latter 9 bits. READ and WRITE cycles are selected with the  $\overline{\text{WE}}$  input. A logic HIGH on  $\overline{\text{WE}}$  dictates READ mode while a logic LOW on  $\overline{\text{WE}}$  dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$ , whichever occurs last. If  $\overline{\text{WE}}$  goes LOW prior to  $\overline{\text{CAS}}$  going LOW, the output pin(s) remain open (High-Z) until the next  $\overline{\text{CAS}}$  cycle. If  $\overline{\text{WE}}$  goes LOW after data reaches the output pin(s), data-out (Q) is activated and retains the selected cell data as long as  $\overline{\text{CAS}}$  remains LOW (regardless of  $\overline{\text{WE}}$  or  $\overline{\text{RAS}}$ ). This late  $\overline{\text{WE}}$  pulse results in a READ WRITE cycle. The four data inputs and four data outputs are routed through four pins using common I/O and pin direction is controlled by  $\overline{\text{WE}}$  and  $\overline{\text{OE}}$ .

### PIN ASSIGNMENT (Top View)


#### 20-Pin DIP (DA-2)



#### 20-Pin ZIP (DB-1)



#### 20/26-Pin SOJ (DC-1)




STATIC COLUMN operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9) page boundary. After the first read, any column-address transition will result in new data-out. Unlike PAGE MODE, which requires  $\overline{\text{CAS}}$  to be toggled for each successive PAGE MODE access, STATIC COLUMN allows  $\overline{\text{CAS}}$  to be left LOW for successive STATIC COLUMN accesses. Returning  $\overline{\text{RAS}}$  HIGH terminates the STATIC COLUMN operation.

Returning  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the  $\overline{\text{RAS}}$  HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{\text{RAS}}$  cycle (READ, WRITE) or  $\overline{\text{RAS}}$  REFRESH cycle ( $\overline{\text{RAS}}$  ONLY, CBR, or HIDDEN) so that all 512 combinations of  $\overline{\text{RAS}}$  addresses (A0-A8) are executed at least every 8ms, regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic  $\overline{\text{RAS}}$  addressing.

FUNCTIONAL BLOCK DIAGRAM  
STATIC COLUMN

DRAM



**\*NOTE:** 1. If  $\overline{WE}$  goes LOW prior to  $\overline{CAS}$  going LOW, EW detection circuit output is a HIGH (EARLY WRITE).  
2. If  $\overline{CAS}$  goes LOW prior to  $\overline{WE}$  going LOW, EW detection circuit output is a LOW (LATE WRITE).

**TRUTH TABLE**

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DATA-IN/OUT
						'R	'C	DQ1-DQ4
Standby		H	H→X	X	X	X	X	High-Z
READ		L	L	H	L	ROW	COL	Data-Out
EARLY WRITE		L	L	L	X	ROW	COL	Data-In
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In
STATIC-COLUMN READ	1st Cycle	L	L	H	L	ROW	COL	Data-Out
	2nd Cycle	L	L	H	L	n/a	COL	Data-Out
STATIC-COLUMN EARLY-WRITE	1st Cycle	L	L	L	X	ROW	COL	Data-In
	2nd Cycle	L	L	H→L	X	n/a	COL	Data-In
STATIC-COLUMN READ-WRITE	1st Cycle	L	L	H→L	L→H	ROW	COL	Data-Out, Data-In
	2nd Cycle	L	L	H→L	L→H	n/a	COL	Data-Out, Data-In
RAS ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In
CBR REFRESH		H→L	L	X	X	X	X	High-Z

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Any Pin Relative to V <sub>SS</sub> .....	-1V to +7V
Operating Temperature, T <sub>A</sub> (ambient) .....	0°C to +70°C
Storage Temperature (plastic) .....	-55°C to +150°C
Power Dissipation .....	1W
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(Notes: 1, 6, 7) (V<sub>CC</sub> = +5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	
Input Low (Logic 0) Voltage, all inputs	V <sub>IL</sub>	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V <sub>IN</sub> ≤ 6.5V (All other pins not under test = 0V)	I <sub>I</sub>	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V <sub>OUT</sub> ≤ 5.5V)	I <sub>OZ</sub>	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	
Output Low Voltage (I <sub>OUT</sub> = 4.2mA)	V <sub>OL</sub>		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
STANDBY CURRENT: (TTL) (R <sub>AS</sub> = C <sub>AS</sub> = V <sub>IH</sub> )	I <sub>CC1</sub>	2	2	2	mA	
STANDBY CURRENT: (CMOS) (R <sub>AS</sub> = C <sub>AS</sub> = V <sub>CC</sub> - 0.2V)	I <sub>CC2</sub>	1	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (R <sub>AS</sub> , C <sub>AS</sub> , Address Cycling: t <sub>RC</sub> = t <sub>RC</sub> [MIN])	I <sub>CC3</sub>	80	70	60	mA	3, 4
OPERATING CURRENT: STATIC COLUMN Average power supply current (R <sub>AS</sub> = V <sub>IL</sub> , C <sub>AS</sub> , Address Cycling: t <sub>SC</sub> = t <sub>SC</sub> [MIN])	I <sub>CC4</sub>	60	50	40	mA	3, 4
REFRESH CURRENT: R <sub>AS</sub> ONLY Average power supply current (R <sub>AS</sub> Cycling, C <sub>AS</sub> = V <sub>IH</sub> : t <sub>RC</sub> = t <sub>RC</sub> [MIN])	I <sub>CC5</sub>	80	70	60	mA	3
REFRESH CURRENT: CBR Average power supply current (R <sub>AS</sub> , C <sub>AS</sub> , Address Cycling: t <sub>RC</sub> = t <sub>RC</sub> [MIN])	I <sub>CC6</sub>	80	70	60	mA	3, 5

**CAPACITANCE**

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C <sub>I1</sub>		5	pF	2
Input Capacitance: RAS, CAS, WE, OE	C <sub>I2</sub>		7	pF	2
Input/Output Capacitance: DQ	C <sub>I0</sub>		7	pF	2

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (V<sub>CC</sub> = +5V ±10%)

AC CHARACTERISTICS		-7		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	<sup>1</sup> RC	130		150		180		ns	
READ WRITE cycle time	<sup>1</sup> RWC	185		205		245		ns	
STATIC-COLUMN READ or WRITE cycle time	<sup>1</sup> SC	40		45		55		ns	
STATIC-COLUMN READ-WRITE cycle time	<sup>1</sup> SRWC	100		110		135		ns	
Access time from RAS	<sup>1</sup> RAC		70		80		100	ns	14
Access time from CAS	<sup>1</sup> CAC		20		20		25	ns	15
Output Enable	<sup>1</sup> OE		20		20		25	ns	
Access time from column-address	<sup>1</sup> AA		35		40		50	ns	
RAS pulse width	<sup>1</sup> RAS	70	100,000	80	100,000	100	100,000	ns	
RAS pulse width (STATIC COLUMN)	<sup>1</sup> RASC	70	100,000	80	100,000	100	100,000	ns	
RAS hold time	<sup>1</sup> RSH	20		20		25		ns	
RAS precharge time	<sup>1</sup> RP	50		60		70		ns	
CAS pulse width	<sup>1</sup> CAS	20	100,000	20	100,000	25	100,000	ns	
CAS hold time	<sup>1</sup> CSH	70		80		100		ns	
CAS precharge time	<sup>1</sup> CPN	10		10		15		ns	16
CAS precharge time (STATIC COLUMN)	<sup>1</sup> CP	10		10		10		ns	
RAS to CAS delay time	<sup>1</sup> RCD	20	50	20	60	25	75	ns	17
CAS to RAS precharge time	<sup>1</sup> CRP	5		5		5		ns	
Row-address setup time	<sup>1</sup> ASR	0		0		0		ns	
Row-address hold time	<sup>1</sup> RAH	10		10		15		ns	
RAS to column-address delay time	<sup>1</sup> RAD	15	35	15	40	20	50	ns	18
Column-address setup time	<sup>1</sup> ASC	0		0		0		ns	
Column-address hold time	<sup>1</sup> CAH	15		15		20		ns	
Column-address hold time (referenced to RAS)	<sup>1</sup> AR	80		90		100		ns	
Column-address to RAS lead time	<sup>1</sup> RAL	35		40		50		ns	
Read command setup time	<sup>1</sup> RCS	0		0		0		ns	
Read command hold time (referenced to CAS)	<sup>1</sup> RCH	0		0		0		ns	19
Read command hold time (referenced to RAS)	<sup>1</sup> RRH	0		0		0		ns	19
CAS to output in Low-Z	<sup>1</sup> CLZ	0		0		0		ns	

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ( $V_{CC} = +5V \pm 10\%$ )

**DRAM**


AC CHARACTERISTICS	PARAMETER	SYM	-7		-8		-10		UNITS	NOTES
			MIN	MAX	MIN	MAX	MIN	MAX		
Output buffer turn-off delay	$t_{OFF}$		3	20	3	20	3	20	ns	20, 26, 27
Output disable	$t_{OD}$			20		20		20	ns	26
Column-address hold time EARLY WRITE (referenced to RAS)	$t_{AWR}$			55		60		70	ns	
WE command setup time	$t_{WCS}$		0		0		0		ns	21
Write command hold time	$t_{WCH}$		15		15		20		ns	
Write command hold time (referenced to RAS)	$t_{WCR}$		55		60		75		ns	
Write command pulse width	$t_{WP}$		15		15		20		ns	
Write command to RAS lead time	$t_{RWL}$		20		20		25		ns	
Write command to CAS lead time	$t_{CWL}$		20		20		25		ns	
Data-in setup time	$t_{DS}$		0		0		0		ns	22
Data-in hold time	$t_{DH}$		15		15		20		ns	22
Data-in hold time (referenced to RAS)	$t_{DHR}$		55		60		75		ns	
RAS to WE delay time	$t_{RWD}$		100		110		130		ns	21
Column-address to WE delay time	$t_{AWD}$		65		70		80		ns	21
CAS to WE delay time	$t_{CWD}$		50		55		60		ns	21
Transition time (rise or fall)	$t_T$		3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	$t_{REF}$			8		8		8	ms	
RAS to CAS precharge time	$t_{RPC}$		0		0		0		ns	
CAS setup time (CBR REFRESH)	$t_{CSR}$		10		10		10		ns	5
CAS hold time (CBR REFRESH)	$t_{CHR}$		15		15		15		ns	5
OE hold time from WE during READ-MODIFY-WRITE cycle	$t_{OEH}$		20		20		20		ns	25
OE setup prior to RAS during HIDDEN REFRESH cycle	$t_{ORD}$		0		0		0		ns	24
Write inactive time	$t_{WI}$		10		10		10		ns	
Previous WRITE to column-address delay time	$t_{LWAD}$		20	30	20	35	25	45	ns	
Previous WRITE to column-address hold time	$t_{AHLW}$		65		75		95		ns	
RAS hold time referenced to OE	$t_{ROH}$		10		10		10		ns	
Output data hold time from column-address	$t_{AOH}$		5		5		5		ns	
Output data enable from WRITE	$t_{OW}$	$t_{AA} + 5$			$t_{AA} + 5$		$t_{AA} + 5$		ns	
Access time from last WRITE	$t_{ALW}$		65		75		95		ns	
Column-address hold time referenced to RAS HIGH	$t_{AH}$		5		5		10		ns	
CAS pulse width in STATIC COLUMN MODE	$t_{CSC}$	$t_{CAS}$			$t_{CAS}$		$t_{CAS}$		ns	

## NOTES


1. All voltages referenced to  $V_{SS}$ .
2. This parameter is sampled.  $V_{CC} = 5V \pm 10\%$ ;  $f = 1$  MHz.
3. ICC is dependent on cycle rates.
4. ICC is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of  $100\mu s$  is required after power-up followed by any eight  $\overline{RAS}$  cycles before proper device operation is assured. The eight  $\overline{RAS}$  cycle wake-ups should be repeated any time the  $\overline{tREF}$  refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5ns$ .
9.  $V_{IH}$  (MIN) and  $V_{IL}$  (MAX) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
11. If  $\overline{CAS} = V_{IH}$ , data output is High-Z.
12. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and  $100pF$ .
14. Assumes that  $\overline{tRCD} < \overline{tRCD} (MAX)$ . If  $\overline{tRCD}$  is greater than the maximum recommended value shown in this table,  $\overline{tRAC}$  will increase by the amount that  $\overline{tRCD}$  exceeds the value shown.
15. Assumes that  $\overline{tRCD} \geq \overline{tRCD} (MAX)$ .
16. If  $\overline{CAS}$  is LOW at the falling edge of  $\overline{RAS}$ , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer,  $\overline{CAS}$  must be pulsed HIGH for  $\overline{tCPN}$ .
17. Operation within the  $\overline{tRCD} (MAX)$  limit ensures that  $\overline{tRAC} (MAX)$  can be met.  $\overline{tRCD} (MAX)$  is specified as a reference point only; if  $\overline{tRCD}$  is greater than the specified  $\overline{tRCD} (MAX)$  limit, then access time is controlled exclusively by  $\overline{tCAC}$ .
18. Operation within the  $\overline{tRAD} (MAX)$  limit ensures that  $\overline{tRAC} (MIN)$  and  $\overline{tCAC} (MIN)$  can be met.  $\overline{tRAD} (MAX)$  is specified as a reference point only; if  $\overline{tRAD}$  is greater than the specified  $\overline{tRAD} (MAX)$  limit, then access time is controlled exclusively by  $\overline{tAA}$ .
19. Either  $\overline{tRCH}$  or  $\overline{tRRH}$  must be satisfied for a READ cycle.
20.  $\overline{tOFF} (MAX)$  defines the time at which the output achieves the open circuit condition, and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
21.  $\overline{tWCS}$ ,  $\overline{tRWD}$ ,  $\overline{tAWD}$  and  $\overline{tCWD}$  are not restrictive operating parameters.  $\overline{tWCS}$  applies to EARLY WRITE cycles.  $\overline{tRWD}$ ,  $\overline{tAWD}$  and  $\overline{tCWD}$  apply to READ-MODIFY-WRITE cycles. If  $\overline{tWCS} \geq \overline{tWCS} (MIN)$ , the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $\overline{tRWD} \geq \overline{tRWD} (MIN)$ ,  $\overline{tAWD} \geq \overline{tAWD} (MIN)$  and  $\overline{tCWD} \geq \overline{tCWD} (MIN)$ , the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate.  $\overline{OE}$  held HIGH and  $\overline{WE}$  taken LOW after  $\overline{CAS}$  goes LOW results in a LATE WRITE ( $\overline{OE}$ -controlled) cycle.  $\overline{tWCS}$ ,  $\overline{tRWD}$ ,  $\overline{tCWD}$  and  $\overline{tAWD}$  are not applicable in a LATE WRITE cycle.
22. These parameters are referenced to  $\overline{CAS}$  leading edge in EARLY WRITE cycles and  $\overline{WE}$  leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. If  $\overline{OE}$  is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case,  $\overline{WE} = LOW$  and  $\overline{OE} = HIGH$ .
25. LATE WRITE and READ-MODIFY-WRITE cycles must have both  $\overline{tOD}$  and  $\overline{tOE}$  met ( $\overline{OE}$  HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. If  $\overline{OE}$  is taken back LOW while  $\overline{CAS}$  remains LOW, the DQs will remain open.
26. The DQs open during READ cycles once  $\overline{tOD}$  or  $\overline{tOFF}$  occur. If  $\overline{CAS}$  goes HIGH before  $\overline{OE}$ , the DQs will open regardless of the state of  $\overline{OE}$ . If  $\overline{CAS}$  stays LOW while  $\overline{OE}$  is brought HIGH, the DQs will open. If  $\overline{OE}$  is brought back LOW ( $\overline{CAS}$  still LOW), the DQs will provide the previously read data.
27. The 3ns minimum is a parameter guaranteed by design.

**DRAM**

**READ CYCLE**




**EARLY WRITE CYCLE**




▨ DON'T CARE  
 ▩ UNDEFINED

**READ WRITE CYCLE**  
**(LATE WRITE and READ-MODIFY-WRITE CYCLES)**




**STATIC-COLUMN READ CYCLE**




▨ DON'T CARE  
 ▩ UNDEFINED

STATIC-COLUMN EARLY-WRITE CYCLE  
(CAS controlled)




STATIC-COLUMN EARLY-WRITE CYCLE  
(WE controlled)



▨ DON'T CARE  
▩ UNDEFINED



**CBR REFRESH CYCLE**  
(A0-A8,  $\overline{WE}$  and  $\overline{OE}$  = DON'T CARE)



**HIDDEN REFRESH CYCLE<sup>24</sup>**  
( $\overline{WE}$  = HIGH;  $\overline{OE}$  = LOW)

