

# Signetics

## FAST Products

### FEATURES


- Shift right and shift left capability
- Synchronous parallel and serial data transfer
- Easily expanded for both serial and parallel operation
- Asynchronous Master Reset
- Hold (do nothing) mode

### DESCRIPTION

The functional characteristics of the 74F194 4-Bit Bidirectional Shift Register are indicated in the Logic Diagram and Function Table. The register is fully synchronous, with all operations taking place in less than 9ns (typical) for 74F, making the device especially useful for implementing very high speed CPUs, or for memory buffer registers.

The 'F194 design has special logic features which increase the range of application. The synchronous operation of the device is determined by two Mode Select inputs,  $S_0$  and  $S_1$ . As shown in the Mode Select-Function Table, data can be entered and shifted from left to right (shift right,  $Q_0 \rightarrow Q_1$ , etc.), or right to left (shift left,  $Q_3 \rightarrow Q_2$ , etc.), or parallel data can be entered, loading all 4 bits of the register simultaneously. When both  $S_0$  and  $S_1$  are Low, existing data is retained in a hold (do nothing) mode. The first and last stages provide D-type Serial Data inputs ( $D_{SR}$ ,  $D_{SL}$ ) to allow multistage shift right or shift left data transfers without interfering with parallel load operation. Mode Select and data inputs on the 'F194 are edge-triggered, responding only to the Low-to-High transition of the Clock (CP). Therefore, the only timing restriction is that the Mode Select and selected data inputs must be stable one setup time prior to the Low-to-High transition of the clock pulse. Signals on the Mode Select, Parallel Data ( $D_0 - D_3$ ) and Serial Data ( $D_{SR}$ ,  $D_{SL}$ ) can change when the clock is in either state, provided only the recommended setup and hold times, with respect to the clock rising edge, are observed. The four Parallel Data inputs ( $D_0 - D_3$ ) are D-type inputs. Data appearing on ( $D_0 - D_3$ ) inputs when  $S_0$  and  $S_1$  are High is transferred to the  $Q_0 - Q_3$  outputs respectively, following the next Low-to-High transition of the clock. When Low, the asynchronous Master Reset ( $\overline{MR}$ ) overrides all other input conditions and forces the Q outputs Low.

### LOGIC SYMBOL



April 4, 1989

# FAST 74F194

## Shift Register

### 4-Bit Bidirectional Universal Shift Register

#### Product Specification

TYPE	TYPICAL $f_{MAX}$	TYPICAL SUPPLY CURRENT (TOTAL)
74F194	150MHz	33mA

### ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$ ; $T_A = 0^\circ C$ to $+70^\circ C$
16-Pin Plastic DIP	N74F194N
16-Pin Plastic SO	N74F194D

### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
$D_0 - D_3$	Parallel data inputs	1.0/1.0	20 $\mu$ A/0.6mA
$D_{SR}$	Serial data input (Shift Right)	1.0/1.0	20 $\mu$ A/0.6mA
$D_{SL}$	Serial data input (Shift Left)	1.0/1.0	20 $\mu$ A/0.6mA
$S_0, S_1$	Mode Select inputs	1.0/1.0	20 $\mu$ A/0.6mA
CP	Clock Pulse input (active rising edge)	1.0/1.0	20 $\mu$ A/0.6mA
$\overline{MR}$	Asynchronous Master Reset input (Active Low)	1.0/1.0	20 $\mu$ A/0.6mA
$Q_0 - Q_3$	Data outputs	50/33	1.0mA/20mA

#### NOTE:

One (1.0) FAST Unit Load is defined as: 20 $\mu$ A in the High state and 0.6mA in the Low state.

High transition of the Clock (CP). Therefore, the only timing restriction is that the Mode Select and selected data inputs must be stable one setup time prior to the Low-to-High transition of the clock pulse. Signals on the Mode Select, Parallel Data ( $D_0 - D_3$ ) and Serial Data ( $D_{SR}$ ,  $D_{SL}$ ) can change when the clock is in either state, provided only the recommended setup and hold times, with respect to the


### LOGIC SYMBOL



6-226

clock rising edge, are observed. The four Parallel Data inputs ( $D_0 - D_3$ ) are D-type inputs. Data appearing on ( $D_0 - D_3$ ) inputs when  $S_0$  and  $S_1$  are High is transferred to the  $Q_0 - Q_3$  outputs respectively, following the next Low-to-High transition of the clock. When Low, the asynchronous Master Reset ( $\overline{MR}$ ) overrides all other input conditions and forces the Q outputs Low.

### LOGIC SYMBOL (IEEE/IEC)




853-0354-96224

# Shift Register

FAST 74F194

## LOGIC DIAGRAM



## Shift Register

FAST 74F194

## FUNCTION TABLE

INPUTS							OUTPUTS				OPERATING MODES
CP	MR	S <sub>1</sub>	S <sub>0</sub>	D <sub>sr</sub>	D <sub>sl</sub>	D <sub>n</sub>	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	
X	L	X	X	X	X	X	L	L	L	L	Reset (clear)
X	H	l	l	X	X	X	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	q <sub>3</sub>	Hold (do nothing)
↑	H	h	l	X	l	X	q <sub>1</sub>	q <sub>2</sub>	q <sub>3</sub>	L	Shift left
↑	H	h	l	X	h	X	q <sub>1</sub>	q <sub>2</sub>	q <sub>3</sub>	H	
↑	H	l	h	l	X	X	L	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	Shift right
↑	H	l	h	h	X	X	H	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	
↑	H	h	h	X	X	d <sub>n</sub>	d <sub>0</sub>	d <sub>1</sub>	d <sub>2</sub>	d <sub>3</sub>	Parallel load

H = High voltage level

h = High voltage level one set-up time prior to the Low-to-High clock transition

L = Low voltage level

l = Low voltage level one set-up time prior to the Low-to-High clock transition

X = Don't care

↑ = Low-to-High clock transition

d<sub>n</sub>(q<sub>n</sub>) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the Low-to-High clock transition
**ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	-30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in High output state	-0.5 to +V <sub>CC</sub>	V
I <sub>OUT</sub>	Current applied to output in Low output state	40	mA
T <sub>A</sub>	Operating free-air temperature range	0 to +70	°C
T <sub>STG</sub>	Storage temperature	-65 to +150	°C

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
I <sub>K</sub>	Input clamp current			-18	mA
I <sub>OH</sub>	High-level output current			-1	mA
I <sub>OL</sub>	Low-level output current			20	mA
T <sub>A</sub>	Operating free-air temperature range	0		70	°C

## Shift Register

FAST 74F194

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>1</sup>	LIMITS			UNIT	
			Min	Typ <sup>2</sup>	Max		
V <sub>OH</sub>	High-level output voltage <sup>3</sup>	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX	±10%V <sub>CC</sub>	2.5		V	
		V <sub>IH</sub> = MIN, I <sub>OH</sub> = MAX	±5%V <sub>CC</sub>	2.7	3.4	V	
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX	±10%V <sub>CC</sub>		0.30	0.50	V
		V <sub>IH</sub> = MIN, I <sub>OL</sub> = MAX	±5%V <sub>CC</sub>		0.30	0.50	V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = I <sub>IK</sub>		-0.73	-1.2	V	
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7.0V			100	μA	
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7V			20	μA	
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5V			-0.6	mA	
I <sub>OS</sub>	Short circuit output current <sup>4</sup>	V <sub>CC</sub> = MAX		-60	-150	mA	
I <sub>CC</sub>	Supply current <sup>5</sup> (total)	V <sub>CC</sub> = MAX		33	46	mA	

## NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
- Output High state will change to Low state if an external voltage of less than 0.0V is applied.
- Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter test, I<sub>OS</sub> tests should be performed last.
- With all outputs open, D<sub>i</sub> inputs grounded and a 4.5V applied to S<sub>0</sub>, S<sub>1</sub>, MR and the serial inputs, I<sub>CC</sub> is tested with a momentary ground, then 4.5V applied to CP.

## AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS						UNIT
			T <sub>A</sub> = +25°C			T <sub>A</sub> = 0°C to +70°C			
			Min	Typ	Max	Min	Max		
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	105	150		90		MHz	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Q <sub>n</sub>	Waveform 1	3.5 3.5	5.2 5.5	7.0 7.0	3.5 3.5	8.0 8.0	ns	
t <sub>PHL</sub>	Propagation delay MR to Q <sub>n</sub>	Waveform 2	4.5	8.6	12.0	4.5	14.0	ns	


# Shift Register

FAST 74F194

## AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			$T_A = +25^\circ\text{C}$ $V_{CC} = 5\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $V_{CC} = 5\text{V } \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$		
			Min	Typ	Max	Min	Max	
$t_s(H)$ $t_s(L)$	Setup time, High or Low $D_n, D_{SL}, D_{SR}$ to CP	Waveform 3	4.0			4.0		ns
$t_h(H)$ $t_h(L)$	Hold time, High or Low $D_n, D_{SL}, D_{SR}$ to CP	Waveform 3	0			1.0		ns
$t_s(H)$ $t_s(L)$	Setup time, High or Low $S_n$ to CP	Waveform 3	8.0			9.0		ns
$t_h(H)$ $t_h(L)$	Hold time, High or Low $S_n$ to CP	Waveform 3	0			0		ns
$t_w(H)$	CP Pulse width, High	Waveform 1	5.0			5.5		ns
$t_w(L)$	MR Pulse width, Low	Waveform 2	5.0			5.0		ns
$t_{REC}$	Recovery time MR to CP	Waveform 2	7.0			8.0		ns


## AC WAVEFORMS




# Shift Register

FAST 74F194


## TIMING DIAGRAM ( Typical Clear, Load, Shift-Right, Shift-Left and Inhibit Sequence)



## TEST CIRCUIT AND WAVEFORMS



Test Circuit For Totem-Pole Outputs



$V_M = 1.5V$

Input Pulse Definition

### DEFINITIONS

- $R_L$  = Load resistor; see AC CHARACTERISTICS for value.
- $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	$t_w$	$t_{TLH}$	$t_{THL}$
74F	3.0V	1MHz	500ns	2.5ns	2.5ns