

SANYO Semiconductors DATA SHEET

LB1813MS — FDD Spindle Motor Driver

Overview

The LB1813MS is 3-phase DD motor driver IC and is an ideal FDD spindle motor driver for 3.5 inch applications.

Functions

- Three phase total wave linear driver.
- Eliminates need for output electrolytic capacitor (however, depending on the motor, this may not apply).
- On-chip digital speed control : fosc=(1024×fFG)/D When SL1=high D=5/8 SL1=low D=6/8
- Start/Stop circuit.
- Rotation speed switching.
- Current limiter circuit.
- On-chip index comparator (single hysteresis).
- On-chip index delay circuit.
- AGC circuit.
- Thermal protection circuit.

Specifications

Absolute Maximum Ratings at $Ta \neq 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max		7.0	V
Maximum output current	I _O max1	t ≤ 0.5s	1.0	А
Steady maximum output current	I _O max2		0.7	А
Allowable power dissipation	Pd max	Independent IC	1	W
Operating temperature	Topr		-30 to +95	°C
Storage temperature	Tstg		-40 to 150	°C

Any and all ANYC Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard appliction" intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for any "special application" (medical equipment whose purpose is to sustain life, aerospace instruction, researce or trul device, burning appliances, transportation machine, traffic signal system, safety erement, tc.) that shall require extremely high level of reliability and can directly threaten human lives in case i failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee use of, you should intend to use our products for applications outside the standard applications of our custor, if who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.

Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

LB1813MS

Allowable Operating Conditions at $Ta = 25^{\circ}C$


1 5				
Parameter	Symbol	Conditions	Ratings	Unit
Suppiy voltage	V _{CC}		4.2 to 6.5	V

Electrical Characteristics at $Ta=25^{\circ}C,\,V_{CC}=5V$


Parameter	Symbol	Conditions		Ratings		Unit
			min	typ	max	
Current drain	ICCO1	V _{CC} = 5.0V (Stop)			0.4	mA
	ICC1	V _{CC} = 5.0V (Steady)		20	30	mA
Time changeover bias current	ISL				0.4	mA
Time changeover input voltage1	V _{SLL}		0		0.8	V
Time changeover input voltage2	VSLH		2.0		Vcc	V
S/S bias current	I _{S/S}				0.1	mA
S/S start voltage	V _{S/S}		0		0.8	V
S/S stop voltage	V _{S/S}		2,0		Vcc	V
Hall-effect bias amplifier input current	I _{HB}	/			20	μA
In-phase input voltage range	Vh	//	2.2		V _{CC} -0.7	V
Differential input voltage range	Vdif		70		200	mVp-
Input offset voltage	Vho	*			±10	mV
Hall-effect output voltage	VH	I _H = 5mA		1.5	1.8	V
Leak current	IHL	Stop			±10	μΑ
Output saturation voltage	Vsat1	I _O = 0.35A, V _{CC} = 4.2V		1.2	1.4	V
(sink plus source)	Vsat2	I _O = 0.70A, V _{CC} = 4.2V		1.5	2.0	V
Output leak current	I _{OL}				±10	mA
current limiter	Vref1		0.27	0.30	0.33	V
Control amplifier voltage gain	GC			-6		dB
Voltage gain phase differential	∆G _C				±1	dB
Integrated amplifier internal reference voltage				V _{CC} /2		V
Integrated amplifier bias current	lib				±1	μA
Integrated output voltage amplitude	Vi+	li = -0.5mA with reference of Vref2		0.75		V
		li = 0.5mA with reference of Vref2		-1.4		V
Gain band width				1000		kHz
FG amplifier input voltage range	V _{FG}		5		100	mVp-
FG amplifier voltage gain	G _{FG}			60		dB
FG amplifier input offset	VFG ⁰				±10	mV
FG amplifier internal reference voltage	V _{FG} B		2.20	2.50	2.80	V
Schmitt hysteresis width	ΔVsh1	High \rightarrow Low *		25		mV
	ΔVsh2	Low → High *		25		mV
Schmitt input operation level	Vsh		1		V _{CC} -1	V
Speed disk recount number	N			1042		
Disk recount out low level voltage	V _{DL}	I _D = -0.5mA		1012	0.3	V
Disk recount out high level voltage	VDL VDH	ID = 0.5mA	V _{CC} -0.4		0.5	V
Disk recount out leak current		<u> </u>	VUU=0.+		±1.0	ν μA
Disk recount operation frequency		*			1.1	μΑ MHz
Oscillation range	FD	*			1.1	MHz
Index bias current	Fosc					
			4.5		±10	μA
In-phase input voltage range	VID		1.5	10	V _{CC} -0.5	V
Hysteresis setting current range	I _{IDO}	N/ 5)/	5	10	15	μA
Index output low level voltage	VIDL	$V_{ID} = 5V$			0.4	V
Index output high level voltage	VIDH	$V_{ID} = 5V$	4.5			V
Brake-down voltage	VDLDC	V _{ID} = 5V		2.50		V
Delay output low level voltage	VDLL	V _{ID} = 5V			0.4	V
Delay output high level voltage	VDLH	V _{ID} = 5V	4.5			V
Thermal shutdown operating temperature	TSD	*	150	180		°C

Package Dimensions

unit : mm (typ) 3129B



Block Diagram



Each parameter is a reference value. However, depending on the motor, this may not apply.

Truth Table

\setminus	Course sink	Hall-effect input			
\backslash	Source \rightarrow sink	U	X	W	
1	V-phase \rightarrow W-phase	H	Н	L	
2	V-phase \rightarrow U-phase	L	н	L	
3	W-phase \rightarrow U-phase	L	Н	H	
4	W-phase \rightarrow V-phase	×	L	Н	
5	U-phase \rightarrow V-phase	н	L	Н	
6	U-phase \rightarrow W-phase	Н	L	L	

When an high level exists for Hall-effect input.

 $U^+ > U^-$

$$V^+ > V^-$$

 $W^+ > W^-$

Pin Function

	unctio					
Pin No.	Symbol	Pin voltage	Pin function	Equivalent circuit		
5	W-	2.2V min	· W-phase Hall-effect input pin.			
6	W+	V _{CC} -0.7V max	W+>W ⁻ is established when logic is at an high level.			
7	V-		· V-phase Hall-effect input pin.			
8	V+		V ⁺ >V ⁻ is established when logic is at an high level.	$(6) \boxed{2000} \boxed{3} \boxed{3} $		
9	U-		· U-phase Hall-effect input pin.			
10	U+		U ⁺ >U ⁻ is established when logic is at an high level.			
11		1.5\/.40	Ninua nin far Lloll offact higa			
	HB	1.5V typ I _H =5mA	 Minus pin for Hall-effect bias. When stopped, switches open and Hall-effect bias 			
		IH=2111A	severs.	\bigcirc T (ψ)		
			36V613.			
12	FC		· Frequency characteristics revision pin. By installing			
			a capacitor between this pin and GND, close-loop			
			oscillation for the current control system halts.			
13	l+	1.5V typ	· Index input pin.	• • • • • • • • • • • • • • • • • • •		
14	I-	V _{CC} -0.5 max	When the I ⁺ pin is at an low level, I1 operates with			
			the fixed current of $I1=10\mu A$ and when at an high			
			level, I1 does not flow.			
			Hysteresis width is determined by the resistor			
			attached externally to the I ⁺ pin.			
				777 777		
15	SL1	High: 2.0V min	· Time changeover pin.			
		Low: 0.8V max	fosc=1MHz			
			SL2 H	16(15 - , g o		
10	SL2	High: 2.0V min	SL1			
16	5L2	Ũ	H 600rpm 300rpm	G C C C C C C C C C C C C C C C C C C C		
		Low: 0.8V max	L 720rpm 360rpm			
			FG: 60pulse/round			
17	X1		· Reference clock generating pin.			
				4 00Ω β		
				× 20052 (1) 20052		
				\dot{m}		
18	X2					
IQ	72			OVcc		
				_ ▲ ∽ᠮ₄ .」 。		
19	GND		· Ground pin.			
			Grounded as with pins 1 and 36.			
20	ID	High: 4.5V min	· Index pulse output pin.			
		Low: 0.4V max		XXX I		
		(When V _{ID} =5V)				
				777 777		
·		· · · · · · · · · · · · · · · · · · ·		Continued to next page.		


Continued to next page.

Continu	_	eceding page.		
Pin No.	Symbol	Pin voltage	Pin function	Equivalent circuit
21	DT1		Pin Connecting the external CR for the delay time constant circuit.	
22	DT2		 Break-down current setting pin for the delay time constant circuit. 	
23	DTO	High: 4.5V min Low: 0.4V max (When V _{ID} =5V)	· Index delay pulse output pin.	
25	FG0		· FG amplifier output pin.	
26	FG ⁻		· FG amplifier negative input pin.	
27	FG ⁺	2.48V (When V _{ID} =5V)	FG amplifier positive input pin. Generates reference voltage within IC.	
28	S/S	High: 2.0V min Low: 0.8V max	• Start/Stop changeover pin. Low level active.	20kΩ 7/7 7/7 28 20kΩ 20kΩ 20kΩ 20kΩ 20kΩ 20kΩ
29	DO		Speed discriminator output pin.	
30	IAI	80	Integrated amplifier input pin. Integrated amplifier output pin.	

Continued to next page.

Continu	Continued from preceding page.					
Pin No.	Symbol	Pin voltage	Pin function	Equivalent circuit		
32	VID		 Index pulse output and index delay pulse output power supply pin. For applications when V_{CC} equals 5V, V_{CC}=V_{ID}=5V. 	32 WWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWW		
33	VCC		 Total power supply voltage pin except for V_{ID}. Voltage must be stable and free of ripple and noise interference. 			
34	R _f		\cdot Output current detection pin. By installing an Rf resistor between this pin and V _{CC} , output current is detected as voltage. Voltage detection at this pin activates the current limiter.			
35 2 3	Uout Vout Wout		 U-phase output pin. V-phase output pin. W-phase output pin. 			
36	Power GND		· Output transistor ground pin.			
1	Sub GND		· Ground pin. Ground as with pins 19 and 36.			
4	AGC		AGC (Automatic gain control) pin. Confides Hall-effect amplifier gain in response to Hall-effect input-frequency.	evec evec		

Index and Timing Chart



When SL1=high level \cdot T300 \approx 0.693CR6

$$\cdot t300 \approx \frac{CR6 R7}{R6 + R7} \left\{ 0.405 + \ln \left(\frac{R6 - R7}{R6 - 2R7} \right) \right\}$$

When SL1=low level

 \cdot T360 \approx 0.577CR6

$$\cdot \ t360 \approx \frac{CR6 \ R7}{R6 + R7} \Big\{ 0.522 + ln \Big(\frac{0.781R6 - R7}{R6 - 2R7} \Big) \Big\}$$

Using only the ID pulse involves shorting DT1 and DT2.



- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellctual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of June, 2007. Specifications and information herein are subject to change without notice.