

# SGRAM MODULE

# M965G5125BP(Q)0 / M966G5125BP(Q)0

## M965G5125BP(Q)0 / M966G5125BP(Q)0 SGRAM SODIMM

512Kx64 SGRAM SODIMM based on 256Kx32, 1K Refresh, 3.3V Synchronous Graphic RAMs

### GENERAL DESCRIPTION

The Samsung M965(6)G5125BP(Q)0 is a 512bit x 64 Synchronous Graphic RAM high density memory module. The Samsung M965(6)G5125BP(Q)0 consists of four CMOS 256K x 32 bit Synchronous Graphic RAMs in 100pin QFP packages mounted on a 144pin glass-epoxy substrate. Five 0.1uF decoupling capacitors are mounted on the printed circuit board for each Synchronous GRAM.

The M965(6)G5125BP(Q)0 is a Small Outline Dual In-line Memory Module and is intended for mounting into 144-pin edge connector sockets.

Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies and burst lengths allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

### FEATURES

- Performance Range

Part NO.	Max. Freq. (tcc)
M965(6)G5125BP(Q)0-C70	143MHz (7ns) @CL=3
M965(6)G5125BP(Q)0-C80	125MHz (8ns) @CL=3
M965(6)G5125BP(Q)0-C10	100MHz (10ns) @CL=3

\* M965(6)G5125BP0 : based on PQFP Component  
M965(6)G5125BQ0 : based on TQFP Component

- Burst Mode Operation
- BLOCK-WRITE and Write-per-bit capability
- Independent byte operation via DQM0~7
- Auto & Self Refresh Capability (1024cycles / 16ms)
- LVTTTL compatible inputs and outputs
- Single 3.3V±0.3V power supply
- MRS cycle with address key programs
  - CAS Latency (2, 3)
  - Burst Length (1, 2, 4, 8 & Full page)
  - Data Scramble (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Optional Serial PD with EEPROM(M966G5125B)
- Resistor Strapping Options for speed and CAS Latency
- PCB : Height(1250mil), double sided components

### PIN CONFIGURATIONS (Front Side / Back Side)

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	Vss	2	Vss	<b>Voltage Key</b>				95	DQ31	96	DQ30
3	DQ63	4	DQ62					97	DQ29	98	DQ28
5	DQ61	6	DQ60	51	RSVD	52	RSVD	99	DQ27	100	DQ26
7	DQ59	8	DQ58	53	RSVD	54	RSVD	101	DQ25	102	DQ24
9	DQ57	10	DQ56	55	Vss	56	Vss	103	Vss	104	Vss
11	VDD	12	VDD	57	DSF	58	RFU	105	DQ23	106	DQ22
13	DQ55	14	DQ54	59	RFU	60	RFU	107	DQ21	108	DQ20
15	DQ53	16	DQ52	61	RFU	62	**SBA	109	DQ19	110	DQ18
17	DQ51	18	DQ50	63	VDD	64	VDD	111	DQ17	112	DQ16
19	DQ49	20	DQ48	65	CS1	66	CS0	113	VDD	114	VDD
21	Vss	22	Vss	67	RAS	68	CAS	115	DQM3	116	DQM2
23	DQM7	24	DQM6	69	WE	70	CKE	117	DQM1	118	DQM0
25	DQM5	26	DQM4	71	Vss	72	Vss	119	Vss	120	Vss
27	VDD	28	VDD	73	CLK1	74	CLK0	121	DQ15	122	DQ14
29	DQ47	30	DQ46	75	VDD	76	VDD	123	DQ13	124	DQ12
31	DQ45	32	DQ44	77	RSVD	78	RSVD	125	DQ11	126	DQ10
33	DQ43	34	DQ42	79	RSVD	80	RSVD	127	DQ9	128	DQ8
35	DQ41	36	DQ40		(A11)		(A10)	129	VDD	130	VDD
37	Vss	38	Vss	81	BA(A9)	82	A8/AP	131	DQ7	132	DQ6
39	DQ39	40	DQ38	83	A7	84	A6	133	DQ5	134	DQ4
41	DQ37	42	DQ36	85	Vss	86	Vss	135	DQ3	136	DQ2
43	DQ35	44	DQ34	87	A5	88	A4	137	DQ1	138	DQ0
45	DQ33	46	DQ32	89	A3	90	A2	139	Vss	140	Vss
47	VDD	48	VDD	91	A1	92	A0	141	**SDA	142	**SCL
49	RSVD	50	RSVD	93	VDD	94	VDD	143	VDD	144	VDD

### PIN NAMES

Pin Name	Function
A0 ~ A8	Address Input(multiplexed)
BA(A9)	Bank Select Address
DQ0 ~ 63	Data Input / Output
CLK0, CLK1	Clock Input
CKE	Clock Enable Input
CS0, CS1	Chip Select Input
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DSF	Define Special Function
DQM0 ~ 7	DQM
VDD	Power Supply (3.3V)
Vss	Ground
**SDA	Serial Address Data I/O
**SBA	EEPROM Device Address
**SCL	Serial Clock
RSVD	Reserved
RFU	Reserved for future use
NC	No Connection

\*\* These pins should be NC in the system which does not support SPD.

SAMSUNG ELECTRONICS CO. Ltd. reserves the right to change products and specifications without notice.

## PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	<i>System Clock</i>	Active on the positive going edge to sample all inputs.
$\overline{\text{CS}}$	<i>Chip Select</i>	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	<i>Clock Enable</i>	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one clock + tss prior to new command. Disable input buffers for power down in standby.
A0 ~ A8	<i>Address</i>	Row / column addresses are multiplexed on the same pins. Row address : RA0 ~ RA8, column address : CA0 ~ CA7
BA(A9)	<i>Bank Select Address</i>	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
$\overline{\text{RAS}}$	<i>Row Address Strobe</i>	Latches row addresses on the positive going edge of the CLK with $\overline{\text{RAS}}$ low. Enables row access & precharge.
$\overline{\text{CAS}}$	<i>Column Address Strobe</i>	Latches column addresses on the positive going edge of the CLK with $\overline{\text{CAS}}$ low. Enables column access.
$\overline{\text{WE}}$	<i>Write Enable</i>	Enables write operation and row precharge. Latches data in starting from $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ active.
DQM0 ~ 7	<i>Data Input/Output Mask</i>	Makes data output Hi-Z, tshz after the clock and masks the output. Blocks data input when DQM active. (Byte masking)
DQ0 ~ 63	<i>Data Input/Output</i>	Data inputs/outputs are multiplexed on the same pins.
DSF	<i>Define Special Function</i>	Enables write per bit, block write and special mode register set.
VDD/VSS	<i>Power Supply/Ground</i>	Power and ground for the input buffers and the core logic.

## RESISTOR STRAPPING OPTIONS

Three resistor straps are used to indicate the synchronous clock frequency (period) and memory timing. Timing information for each clock frequency is indicated in the section titled *AC CHARACTERISTICS*.

### Clock Frequency and Memory Timing

Cycle Time	DQ30	DQ29
10 ns	1	0
8ns	1	1
7ns	0	0






### CAS Latency

CAS Latency	DQ31
3	0
2 and 3	1

# SGRAM MODULE

# M965G5125BP(Q)0 / M966G5125BP(Q)0

## FUNCTIONAL BLOCK DIAGRAM



\* Serial PD is optional

## ABSOLUTE MAXIMUM RATINGS (Voltages referenced to Vss)

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-1.0 ~ 4.6	V
Voltage on V <sub>DD</sub> supply relative to Vss	V <sub>DD</sub>	-1.0 ~ 4.6	V
Storage temperature	T <sub>STG</sub>	-55 ~ +150	°C
Power dissipation	P <sub>D</sub>	2	W
Short circuit current	I <sub>OS</sub>	50	mA

**Note :** Permanent device damage may occur if 'ABSOLUTE MAXIMUM RATINGS' are exceeded.  
 Functional operation should be restricted to recommended operating condition.  
 Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

## DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
Supply voltage	V <sub>DD</sub>	3.0	3.3	3.6	V	
Input high voltage	V <sub>IH</sub>	2.0	3.0	V <sub>DD</sub> +0.3	V	
Input low voltage	V <sub>IL</sub>	-0.3	0	0.8	V	Note 1
Output high voltage	V <sub>OH</sub>	2.4	-	-	V	I <sub>OH</sub> = -2mA
Output low voltage	V <sub>OL</sub>	-	-	0.4	V	I <sub>OL</sub> = 2mA
Input leakage current	I <sub>LI</sub>	-40	-	40	µA	Note 2
Output leakage current	I <sub>LO</sub>	-20	-	20	µA	Note 3
Output Loading current	See figure 1					

**Note :** 1. V<sub>IL</sub>(min) = -1.5V AC (pulse width ≤ 5 ns)  
 2. Any input 0V ≤ V<sub>IN</sub> ≤ V<sub>DD</sub> + 0.3V, all other pins are not under test = 0V.  
 3. Dout is disabled, 0V ≤ V<sub>OUT</sub> ≤ V<sub>DD</sub>

## CAPACITANCE (V<sub>CC</sub> = 3.3V, T<sub>A</sub> = 25°C, f = 1MHz)

Parameter	Symbol	Min.	Max.	Unit
Input capacitance (A0 ~ A9, BA0)	C <sub>IN1</sub>	-	26	pF
Input capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , CKE, DSF)	C <sub>IN2</sub>	-	26	pF
Input capacitance (CLK0, CLK1)	C <sub>IN3</sub>	-	18	pF
Input capacitance ( $\overline{\text{CS0}}$ , $\overline{\text{CS1}}$ )	C <sub>IN4</sub>	-	18	pF
Input capacitance (DQM0 ~ DQM7)	C <sub>IN5</sub>	-	18	pF
Data input/output capacitance (DQ0 ~ DQ63)	C <sub>OUT</sub>	-	20	pF

# SGRAM MODULE

# M965G5125BP(Q)0 / M966G5125BP(Q)0

## DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted,  $T_A = 0$  to  $70^\circ\text{C}$   $V_{IH(\min)}/V_{IL(\max)}=2.0\text{V}/0.8\text{V}$ )

Parameter	Symbol	Test Condition	CAS Latency	Speed			Unit	Note
				-70	-80	-10		
Operating Current (One Bank Active)	I <sub>CC1</sub>	Burst Length =1 trc ≥ trc(min), tcc ≥ tcc(min), I <sub>o</sub> = 0 mA		430	390	370	mA	1
Precharge Standby Current in power-down mode	I <sub>CC2P</sub>	CKE ≤ V <sub>IL(max)</sub> , tcc = 15ns		8			mA	
	I <sub>CC2PS</sub>	CKE ≤ V <sub>IL(max)</sub> , CLK ≤ V <sub>IL(max)</sub> , tcc = ∞		8				
Precharge Standby Current in non power-down mode	I <sub>CC2N</sub>	CKE ≥ V <sub>IH(min)</sub> , $\overline{\text{CS}} \geq V_{IH(\min)}$ , tcc = 15ns Input signals are changed one time during 30ns		140			mA	
	I <sub>CC2NS</sub>	CKE ≥ V <sub>IH(min)</sub> , CLK ≤ V <sub>IL(max)</sub> , tcc = ∞ Input signals are stable		60				
Active Standby Current in power-down mode	I <sub>CC3P</sub>	CKE ≤ V <sub>IL(max)</sub> , tcc = 15ns		12			mA	
	I <sub>CC3PS</sub>	CKE ≤ V <sub>IL(max)</sub> , CLK ≤ V <sub>IL(max)</sub> , tcc = ∞		12				
Active Standby Current in non power-down mode (One Bank Active)	I <sub>CC3N</sub>	CKE ≥ V <sub>IH(min)</sub> , $\overline{\text{CS}} \geq V_{IH(\min)}$ , tcc = 15ns Input signals are changed one time during 30ns		200			mA	
	I <sub>CC3NS</sub>	CKE ≥ V <sub>IH(min)</sub> , CLK ≤ V <sub>IL(max)</sub> , tcc = ∞ Input signals are stable		100				
Operating Current (Burst Mode)	I <sub>CC4</sub>	I <sub>o</sub> = 0 mA, Page Burst All bank Activated, t <sub>CCD</sub> = t <sub>CCD(min)</sub>	3	670	630	490	mA	1
			2	430	430	370		
Refresh Current	I <sub>CC5</sub>	trc ≥ trc(min)		360	360	360	mA	2
Self Refresh Current	I <sub>CC6</sub>	CKE ≤ 0.2V		8			mA	
Operating Current (One Bank Block Write)	I <sub>CC7</sub>	tcc ≥ tcc(min), I <sub>o</sub> =0mA, t <sub>BWC</sub> (min)		490	450	370	mA	

**Note :** 1. Unless otherwise notes, Input level is CMOS(V<sub>IH</sub>/V<sub>IL</sub>=V<sub>DDQ</sub>/V<sub>SSQ</sub>) in LVTTTL.

2. Measured with outputs open. Address are changed only one time during tcc(min).


3. Refresh period is 16ms. Address are changed only one time during tcc(min).

# SGRAM MODULE


# M965G5125BP(Q)0 / M966G5125BP(Q)0

## AC OPERATING TEST CONDITIONS ( $V_{DD} = 3.3V \pm 0.3V$ , $T_A = 0$ to $70^\circ C$ )

Parameter	Value
AC input levels	$V_{ih}/V_{il} = 2.4V / 0.4V$
Input timing measurement reference level	1.4V
Input rise and fall time(See note 3)	$t_r/t_f = 1ns / 1ns$
Output timing measurement reference level	1.4V
Output load condition	See Fig. 2



(Fig. 1) DC Output Load Circuit



(Fig. 2) AC Output Load Circuit

## AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter		Symbol	-70		-80		-10		Unit	Note
			Min	Max	Min	Max	Min	Max		
CLK cycle time	CAS Latency=3	t <sub>CC</sub>	7	1000	8	1000	10	1000	ns	1
	CAS Latency=2		12		12		13			
CLK to valid output delay	CAS Latency=3	t <sub>SAC</sub>	-	6	-	6.5	-	7	ns	1, 2
	CAS Latency=2		-	8	-	8	-	9		
Output data hold time		t <sub>OH</sub>	2.5		2.5		2.5		ns	2
CLK high pulse width		t <sub>CH</sub>	2.5		3		3.5		ns	3
CLK low pulse width		t <sub>CL</sub>	2.5		3		3.5		ns	3
Input setup time		t <sub>SS</sub>	2		2.5		2.5		ns	3
Input hold time		t <sub>SH</sub>	1		1		1		ns	3
CLK to output in Low-Z		t <sub>SLZ</sub>	1		1		1		ns	2
CLK to output in Hi-Z	CAS latency=3	t <sub>SHZ</sub>	-	6	-	6.5	-	7	ns	
	CAS latency=2		-	8	-	8	-	9		

\* All AC parameters are measured from half to half.

**Note :** 1. Parameters depend on programmed CAS latency.

2. If clock rising time is longer than 1ns,  $(t_r/2-0.5)ns$  should be added to the parameter.

3. Assumed input rise and fall time ( $t_r$  &  $t_f$ )=1ns.

If  $t_r$  &  $t_f$  is longer than 1ns, transient time compensation should be considered, i.e.,  $[(t_r + t_f)/2-1]ns$  should be added to the parameter.

# SGRAM MODULE

# M965G5125BP(Q)0 / M966G5125BP(Q)0

## OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter	Symbol	Version			Unit	Note
		-70	-80	-10		
Row active to row active delay	tRRD(min)	14	16	20	ns	1
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay	tRCD(min)	16	16	20	ns	1
Row precharge time	tRP(min)	21	20	20	ns	1
Row active time	tRAS(min)	49	48	50	ns	1
	tRAS(max)	100			us	
Row cycle time	tRC(min)	70	70	70	ns	1
Last data in to new col. address delay	tCDL(min)	1			CLK	2
Last data in to row precharge	tRDL(min)	1			CLK	2
Last data in to burst stop	tBDL(min)	1			CLK	2
Col. address to col. address delay	tCCD(min)	1			CLK	3
Block write data-in to PRE command delay	tBPL(min)	1			CLK	
Block write cycle time	tBWC(min)	1			CLK	1, 3
Number of valid output data	CAS latency=3	2			CLK	4
	CAS latency=2	1				

- Note :**
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
  2. Minimum delay is required to complete write.
  3. This parameter means minimum CAS to CAS delay at block write cycle only.
  4. In case of row precharge interrupt, auto precharge and read burst stop.

# SGRAM MODULE

# M965G5125BP(Q)0 / M966G5125BP(Q)0

## SIMPLIFIED TRUTH TABLE

COMMAND		CKEn-1	CKEn	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	DSF	DQM	A9	A8	A7~ A0	Note
Register	Mode Register Set	H	X	L	L	L	L	L	X	OP CODE			1, 2
	H							1,2,7					
Refresh	Auto Refresh		H	H	L	L	L	H	L	X	X		3
	Self Refresh	Entry		L									3
		Exit	L	H	L	H	H	H	X	X	X		3
					H								X
Bank Active & Row Addr.	Write Per Bit Disable	H	X	L	L	H	H	L	X	V	Row Address		4, 5
	Write Per Bit Enable							H					4,5,9
Read & Column Address	Auto Precharge Disable	H	X	L	H	L	H	L	X	V	L	Column Address	4
	Auto Precharge Enable										H		4, 6
Write & Column Address	Auto Precharge Disable	H	X	L	H	L	L	L	X	V	L	Column Address	4, 5
	Auto Precharge Enable										H		4,5,6,9
Block Write & Column Addr.	Auto Precharge Disable	H	X	L	H	L	L	H	X	V	L	Column Address	4, 5
	Auto Precharge Enable										H		4,5,6,9
Burst Stop		H	X	L	H	H	L	L	X	X			7
Precharge	Bank Selection	H	X	L	L	H	L	L	X	V	L	X	
	Both Banks									X	H		
Clock Suspend or Active Power Down	Entry	H	L	L	H	H	H	X	X	X			
				H	X	X	X						
Precharge Power Down Mode	Entry	H	L	L	H	H	H	X	X	X			
				H	X	X	X						
	Exit	L	H	L	V	V	V	X	X	X			
				H	X	X	X						
DQM		H	X						V	X			8
No Operation Command		H	X	L	H	H	H	X	X	X			
H	X			X	X								

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

**Note :** 1. OP Code : Operand Code

A0 ~ A9 : Program keys. (@MRS)

A5, A6 : LMR or LCR select. (@SMRS)

Color register exists only one per DQi which both banks share.

So dose Mask Register.

Color or mask is loaded into chip through DQ pin.

2. MRS can be issued only at both banks precharge state.

SMRS can be issued only if DQ's are idle.

A new command can be issued at the next clock of MRS/SMRS.

# SGRAM MODULE

# M965G5125BP(Q)0 / M966G5125BP(Q)0

## SIMPLIFIED TRUTH TABLE

3. Auto refresh functions as same as CBR refresh of DRAM.  
The automatical precharge without Row precharge command is meant by "Auto".  
Auto/Self refresh can be issued only at both precharge state.
4. A<sub>9</sub> : Bank select address.  
If "Low" at read, (block) write, Row active and precharge, bank A is selected.  
If "High" at read, (block) write, Row active and precharge, bank B is selected.  
If A<sub>8</sub> is "High" at Row precharge, A<sub>9</sub> is ignored and both banks are selected.
5. It is determined at Row active cycle.  
whether Normal/Block write operates in write per bit mode or not.  
For A bank write, at A bank Row active, for B bank write, at B bank Row active.  
Terminology : Write per bit =I/O mask  
(Block) Write with write per bit mode=Masked(Block) Write
6. During burst read or write with auto precharge, new read/(block) write command cannot be issued.  
Another bank read/(block) write command can be issued at t<sub>RP</sub> after the end of burst.
7. Burst stop command is valid only at full page burst length.
8. DQM sampled at positive going edge of a CLK.  
masks the data-in at the very CLK(Write DQM latency is 0)  
but makes Hi-Z state the data-out of 2 CLK cycles after.(Read DQM latency is 2)
9. Graphic features added to SDRAM's original features.  
If DSF is tied to low, graphic functions are disabled and chip operates as a 8M SDRAM with 32 DQ's.

## SGRAM vs SDRAM

Function	MRS		Bank Active		Write	
	L	H	L	H	L	H
SGRAM Function	MRS	SMRS	Bank Active with Write per bit Disable	Bank Active with Write per bit Enable	Normal Write	Block Write

*If DSF is low, SGRAM functionality is identical to SDRAM functionality.*

SGRAM can be used as an unified memory by the appropriate DSF control  
--> SGRAM=Graphic Memory + Main Memory

# SGRAM MODULE

# M965G5125BP(Q)0 / M966G5125BP(Q)0

## MODE REGISTER FIELD TABLE TO PROGRAM MODES

### Register Programmed with MRS

Address	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Function	W.B.L	TM		CAS Latency			BT	Burst Length		

(Note 1)

Test Mode			CAS Latency				Burst Type		Burst Length				
A8	A7	Type	A6	A5	A4	Latency	A3	Type	A2	A1	A0	BT=0	BT=1
0	0	Mode Register Set	0	0	0	Reserved	0	Sequential	0	0	0	1	Reserved
0	1	Vendor Use Only	0	0	1	-	1	Interleave	0	0	1	2	Reserved
1	0		0	1	0	2			0	1	0	4	4
1	1		0	1	1	3			0	1	1	8	8
Write Burst Length			1	0	0	Reserved			1	0	0	Reserved	Reserved
A9	Length		1	0	1	Reserved			1	0	1	Reserved	Reserved
0	Burst		1	1	0	Reserved			1	1	0	Reserved	Reserved
1	Single Bit		1	1	1	Reserved			1	1	1	256(Full)	Reserved

(Note 2)

### Special Mode Register Programmed with SMRS

Address	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Function	X			LC	LM	X				

Load Color		Load Mask	
A6	Function	A5	Function
0	Disable	0	Disable
1	Enable	1	Enable

## POWER UP SEQUENCE

1. Apply power and start clock, Attempt to maintain CKE= "H", DQM= "H" and the other pins are NOP condition at the inputs.
  2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
  3. Issue precharge commands for all banks of the devices.
  4. Issue 2 or more auto-refresh commands.
  5. Issue a mode register set command to initialize the mode register.
- cf.) Sequence of 4 & 5 may be changed.

The device is now ready for normal operation.

- Note :**
1. If A9 is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.
  2. The full column burst(256bit) is available only at Sequential mode of burst type.
  3. If LC and LM both high(1), data of mask and color register will be unknown.

# SGRAM MODULE

# M965G5125BP(Q)0 / M966G5125BP(Q)0

## BURST SEQUENCE (BURST LENGTH = 4)

Initial address		Sequential				Interleave			
A1	A0								
0	0	0	1	2	3	0	1	2	3
0	1	1	2	3	0	1	0	3	2
1	0	2	3	0	1	2	3	0	1
1	1	3	0	1	2	3	2	1	0

## BURST SEQUENCE (BURST LENGTH = 8)

Initial address			Sequential								Interleave								
A2	A1	A0																	
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6	
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5	
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4	
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2	
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1	
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0	

## PIXEL to DQ MAPPING(at BLOCK WRITE)





Column address			7 Byte	6 Byte	5 Byte	4 Byte	3 Byte	2 Byte	1 Byte	0 Byte
A2	A1	A0	I/O63 - I/O56	I/O55 - I/O48	I/O47 - I/O40	I/O39 - I/O32	I/O31 - I/O24	I/O23 - I/O16	I/O15 - I/O8	I/O7 - I/O0
0	0	0	DQ56	DQ48	DQ40	DQ32	DQ24	DQ16	DQ8	DQ0
0	0	1	DQ57	DQ49	DQ41	DQ33	DQ25	DQ17	DQ9	DQ1
0	1	0	DQ58	DQ50	DQ42	DQ34	DQ26	DQ18	DQ10	DQ2
0	1	1	DQ59	DQ51	DQ43	DQ35	DQ27	DQ19	DQ11	DQ3
1	0	0	DQ60	DQ52	DQ44	DQ36	DQ28	DQ20	DQ12	DQ4
1	0	1	DQ61	DQ53	DQ45	DQ37	DQ29	DQ21	DQ13	DQ5
1	1	0	DQ62	DQ54	DQ46	DQ38	DQ30	DQ22	DQ14	DQ6
1	1	1	DQ63	DQ55	DQ47	DQ39	DQ31	DQ23	DQ15	DQ7

# SGRAM MODULE


# M965G5125BP(Q)0 / M966G5125BP(Q)0

## PACKAGE DIMENSIONS - Proposal (Based on JEDEC STD.)

Units : Inches (millimeters)



Detail Z



Detail Y

Tolerances : ±.0059(.15) unless otherwise specified

\* Note 1 : This thickness is when using PQFP package. When using TQFP package, this value is 3.9mmMax.

The used device is 256Kx32, 8M SGRAM, 100pin (T)QFP

SGRAM Component Part No. : K4G813222B-P : PQFP (Height = 3.0mmMax)

K4G813222B-Q: TQFP (Height = 1.2mmMax)

# SGRAM MODULE

# M965G5125BP(Q)0 / M966G5125BP(Q)0

## SERIAL PRESENCE DETECT INFORMATION

- Serial PD Interface Protocol : I<sup>2</sup>C
- Current sink capability of SDA driver ≤ 3mA
- Maximum clock frequency : 80KHz

### Contents ;

Byte #	Function Described	Function Supported			Hex value			Note
		-70	-80	-10	-70	-80	-10	
0	# of bytes written into serial memory at module manufacturer	128bytes			80h			
1	Total # of bytes of SPD memory device	256bytes (2K bit)			08h			
2	Fundamental memory type	SGRAM			06h			TBD
3	# of row address on this assembly	9			09h			1
4	# of column address on this assembly	8			08h			1
5	# of module banks on this assembly	2 bank			02h			
6	Data width of this assembly	64 bits			40h			
7	..... Data width of this assembly	-			00h			
8	Voltage interface standard of this assembly	LVTTL			01h			
9	SGRAM cycle time from clock @CAS latency of 3	7ns	8ns	10ns	70h	80h	A0h	2
10	SGRAM access time from clock @CAS latency of 3	6ns	6.5ns	7ns	60h	65h	70h	2
11	DIMM configuraion type	Non parity			00h			
12	Refresh rate & type	15.625us, support self refresh			80h			
13	Primary SGRAM width	x32			20h			
14	Error checking SGRAM width	None			00h			
15	Minimum clock delay for back-to-back random column address	tCCD = 1CLK			01h			
16	SGRAM device attributes : Burst lengths supported	1, 2, 4, 8 & full page			8Fh			
17	SGRAM device attributes : # of banks on SGRAM device	2 banks			02h			
18	SGRAM device attributes : CAS latency	2 & 3			06h			
19	SGRAM device attributes : CS latency	0 CLK			01h			
20	SGRAM device attributes : Write latency	0 CLK			01h			
21	SGRAM module attributes	Non-buffered, non-registered & redundant addressing			00h			
22	SGRAM device attributes : General	+/- 10% voltage tolerance, Burst Read Single bit Write precharge all, auto precharge			4Eh			
23	SGRAM cycle time @CAS latency of 2	12ns	12ns	13ns	C0h	C0h	D0h	2
24	SGRAM access time @CAS latency of 2	8ns	8ns	9ns	80h	80h	90h	2
25	SGRAM cycle time @CAS latency of 1	-	-	-	00h	00h	00h	2
26	SGRAM access time @CAS latency of 1	-	-	-	00h	00h	00h	2
27	Minimum row precharge time (=tRP)	21ns	20ns	20ns	15h	14h	14h	2
28	Minimum row active to row active delay (tRRD)	14ns	16ns	20ns	0Eh	10h	14h	2
29	Minimum RAS to CAS delay (=tRCD)	16ns	16ns	20ns	10h	10h	14h	2
30	Minimum activate to precharge time (=tRAS)	49ns	48ns	50ns	31h	30h	32h	2
31	Module bank density	2 bank of 2MB			80h			TBD
32	Address and Command signal Input setup time (=tSS)	2ns	2.5ns	2.5ns	20h	25h	25h	2
33	Address and Command signal Input hold time (=tSH)	1ns	1ns	1ns	10h	10h	10h	2
34	Data signal Input setup time (=tSS)	2ns	2.5ns	2.5ns	20h	25h	25h	2

# SGRAM MODULE

# M965G5125BP(Q)0 / M966G5125BP(Q)0

Byte #	Function Described	Function Supported			Hex value			Note
		-70	-80	-10	-70	-80	-10	
35	Data signal Input hold time (=tSH)	1ns	1ns	1ns	10h	10h	10h	2
36	Block Write Size	8 Columns			03h			
37~61	Superset information (maybe used in future)	-			00h			
62	SPD data revision code	Initial Release			00h			TBD
63	Checksum for bytes 0 ~ 62	-			C1h	E0h	35h	
64	Manufacturer JEDEC ID code	Samsung			CEh			
65~71	..... Manufacturer JEDEC ID code	Samsung			00h			
72	Manufacturing location	Onyang Korea			01h			
73	Manufacturer part # (Memory module)	M			4Dh			
74	Manufacturer part # (Memory type & edge connector)	9			39h			
75	Manufacturer part # (Data bits)	Blank			20h			
76	..... Manufacturer part # (Data bits)	6			36h			
77	..... Manufacturer part # (Data bits)	6			36h			
78	Manufacturer part # (Mode & operating voltage)	G			47h			
79	Manufacturer part # (Module depth)	5			35h			
80	..... Manufacturer part # (Module depth)	1			31h			
81	Manufacturer part # (Module banks)	2			32h			
82	Manufacturer part # (Composition component)	5			35h			
83	Manufacturer part # (Component revision)	B			42h			
84	Manufacturer part # (Package type)	P(PQFP) / Q(TQFP)			50h / 51h			
85	Manufacturer part # (PCB revision)	0			30h			
86	Manufacturer part # (Hyphen)	" - "			2Dh			
87	Manufacturer part # (Power)	C			43h			
88	Manufacturer part # (Minimum cycle time)	7	8	1	37h	38h	31h	
89	..... Manufacturer part # (Minimum cycle time)	0	0	0	30h	30h	30h	
90	Manufacturer part # (TBD)	Blank			20h			
91	Manufacturer revision code (For PCB)	0			30h			
92	..... Manufacturer revision code (For component)	B			42h			
93	Manufacturing date (Week)	-			-			3
94	Manufacturing date (Year)	-			-			3
95~98	Assembly serial #	-			-			4
99~125	Manufacturer specific data (may be used in future)	-			FFh			
126	Reserved	-			FFh			
127	Reserved	-			FFh			
128+	Unused storage locations	-			FFh			

- Note :**
1. The bank select address is excluded in counting the total # of addresses.
  2. This value is based on the component specification.
  3. These bytes are programmed by code of Date Week & Date Year with BCD format.
  4. These bytes are programmed by Samsung's own Assembly Serial # system. All modules may have different unique serial #.