

Bt454

Bt455

Distinguishing Features

- 170, 135, 110 MHz Operation
- 4:1 Multiplexed TTL Pixel Ports
- Triple 4-bit D/A Converters
- 16-Word Dual-Port Color Palette
- 1 Dual-Port Overlay Palette
- RS-343A-Compatible Outputs
- Standard MPU Interface
- +5 V CMOS Monolithic Construction
- 44-pin PLCC Package
- Typical Power Dissipation: 1 W


Applications

- High-Resolution Color Graphics
- CAE/CAD/CAM
- Image Processing
- Video Reconstruction
- Desktop Publishing

Related Products

- Bt451, Bt457, Bt458, Bt459
Bt460, Bt468

Functional Block Diagram



170 MHz
Monolithic CMOS
16 Color Palette
RAMDAC™

Product Description

The Bt454 and Bt455 are pin-compatible and software-compatible RAMDACs designed specifically for high-performance, high-resolution color graphics. The architecture enables the display of 1600 x 1200 bit-mapped color graphics (up to 4 bits per pixel plus 1 bit of overlay information), minimizing the necessity of costly ECL interfacing, as most of the high-speed (pixel clock) logic is contained on chip. The multiple pixel ports and internal multiplexing enables TTL-compatible interfacing (up to 42.5 MHz) to the frame buffer, while maintaining the 170 MHz video data rates required for sophisticated color graphics.

The Bt454 is a triple 4-bit video RAM-DAC that supports up to 17 simultaneous colors from a 4096 color palette. On-chip features include a temperature-compensated precision voltage reference, divide-by-4 of the clock for load generation, color overlay capability, and a dual-port color palette RAM.

The Bt455 is a single-channel version of the Bt454, well suited for high-performance monochrome or gray-scale applications.

The Bt454/455 generates RS-343A-compatible video signals and can drive doubly-terminated 75 Ω coax directly without requiring external buffering. Both the differential and integral linearity errors of the D/A converters are guaranteed to be a maximum of $\pm 1/4$ LSB over the full temperature range.

Circuit Description

MPU Interface

As illustrated in the functional block diagram, the Bt454/455 supports a standard MPU bus interface, allowing the MPU direct access to the internal control registers and color/overlay palettes. The dual-port color palette RAM and overlay register allow color updating without contention with the display refresh process.

As shown in Table 1, the C0 and C1 control inputs, in conjunction with the internal address register, specify which color palette RAM entry or overlay register will be accessed by the MPU. The address register is used to address the internal RAM, eliminating the requirement for external address multiplexers. ADDR0 corresponds to D0 and is the least significant bit.

To write color data to the color palette RAM, the MPU loads the address register with the desired RAM location to be modified. The MPU performs three successive write cycles (4 bits each of red, green, and blue), using C0 and C1 to select the color palette RAM. Following the blue write cycle, the address register increments to the next location, which the MPU may modify by writing another sequence of red, green, and blue data.

To read color data from the color palette RAM, the MPU loads the address register with the desired RAM location to be read. The MPU performs three successive read cycles (4 bits each of red, green, and blue), using C0 and C1 to select the color palette RAM. Following the blue read cycle, the address register increments to the next location, which the MPU may read by reading another sequence of red, green, and blue data.

When the MPU is accessing the color palette RAM, the address register resets to \$0 following the blue read or write cycle to location \$F.

To read from or write to the overlay register, the MPU uses C0 and C1 to select the overlay register and performs three successive read or write cycles (4 bits each of red, green, and blue). ADDR0-3 are not used.

To keep track of the red, green, and blue read/write cycles, the address register has 2 additional bits(ADDRa and ADDRb) that count modulo three, as presented in Table 1. They are reset to zero when the MPU reads or writes to the address register. The MPU does not have access to these bits. The other 4 bits of the address register (ADDR0-3) are accessible to the MPU and are used to address the color palette RAM locations.

Although the Bt455 uses only the green channel, it must still go through the count-modulo-three write sequence. The values loaded into the red and blue color palette should be \$0.

When the MPU is reading or writing the color values, the RAM or overlay register is accessed each time a 4-bit color value is read or written.

Although the color palette RAM and overlay register are dual ported, if the pixel and overlay data are addressing the same palette entry being written to by the MPU, one or more of the pixels on the display screen can be disturbed.

Figure 1 illustrates the MPU read/write timing when it is accessing the device.

Circuit Description (continued)

	Value	C1	C0	Addressed by MPU
ADDRa, b (counts modulo 3)	00	x	1	red value
	01	x	1	green value
	10	x	1	blue value
ADDR0-3 (counts binary)	\$x	0	0	address register
	\$0-\$F	0	1	color palette RAM
	\$x	1	0	0 --> ADDRa, b (Note 1)
	\$x	1	1	overlay register

Note 1: During writes D0-D3 are ignored, during reads 0 --> D0-D3.

Table 1. Address Register (ADDR) Operation.




Figure 1. MPU Read/Write Timing.

Circuit Description (continued)

Frame Buffer Interface

To enable pixel data to be transferred from the frame buffer at reasonable data rates (up to 42.5 MHz), the Bt454/455 incorporates internal latches and multiplexers. As illustrated in Figure 2, the SYNC*, BLANK*, P0-P3 {A-D}, and OL {A-D} inputs are latched on the rising edge of LDOUT. With this configuration, the sync and blank timing will be recognized only with 4-pixel resolution. Typically, the LDOUT signal is used to clock external circuitry, generating the basic video timing, and to clock the video DRAMs of the frame buffer.

The overlay inputs may have pixel timing, facilitating the use of an additional bit plane in the frame buffer to control overlay selection on a pixel basis. Or they may be controlled by external character or cursor generation logic.

The Bt454/455 generates the LDOUT signal internally by dividing the clock by 4. LDOUT is the setup-and-hold time reference for the pixel, overlay, sync, and blank inputs. It is recommended that LDOUT be buffered to clock the shift registers of the video DRAMs. To prevent LDOUT from inducing noise artifacts in the analog outputs, LDOUT must be series terminated to match the impedance of the LDOUT PCB trace. Resistance values of 33–68 Ω are recommended.

When the pixel and overlay data are latched by LDOUT, they are internally multiplexed at the pixel clock rate. On each clock cycle, the Bt454/455 outputs color information based on the {A} inputs, followed by the {B} inputs, then the {C} inputs, etc., until all 4 pixels have been output, at which point the cycle repeats.




Figure 2. Video Input/Output Timing.

Circuit Description (continued)

Video Generation

Each clock cycle, 4 bits of color information (P0–P3) and 1 bit of overlay information (OL) for each pixel are used to determine the source of color information—a color palette entry in the RAM or the overlay register. P0 is the LSB when addressing the color palette RAM. Table 2 is the truth table used for color selection.

Every clock cycle, the selected information is presented to the three 4-bit D/A converters.

The SYNC* and BLANK* inputs are pipelined to maintain synchronization with the pixel data. They add appropriately weighted currents to the analog outputs, producing the specific output levels required for video applications, as illustrated in Figure 3.

The varying output current from each of the D/A converters produces a corresponding voltage level that is used to drive the color CRT monitor. Only the green output (IOG) on the Bt454 contains sync information. Table 3 details how the SYNC* and BLANK* inputs modify the output levels.

The D/A converters on the Bt454/455 use a segmented architecture in which bit currents are routed to either the current output or GND by a sophisticated decoding scheme. This architecture eliminates the need for precision component ratios and greatly reduces the switching transients associated with turning current sources on or off. Monotonicity and low glitch are guaranteed by using identical current sources and current steering their outputs. An on-chip operational amplifier stabilizes the full-scale output current against temperature and power supply variations.

CRT Monitor Interface

The analog outputs can directly drive a 37.5 Ω load, such as a doubly-terminated 75 Ω coaxial cable, when the outputs are soldered directly to a PC board. When the device is socketed, the device junction must not exceed a safe operating temperature.

ESD and Latchup Considerations

Correct ESD-sensitive handling procedures are required to prevent device damage, which can produce symptoms of catastrophic failure or erratic device behavior with somewhat leaky inputs.


All logic inputs should be held low until power to the device has settled to the specified tolerance. DAC power decoupling networks with large time constants should be avoided. They could delay VAA power to the device. Ferrite beads must be used only for analog power VAA decoupling. Inductors cause a time constant delay that induces latchup.

Latchup can be prevented by ensuring that all VAA pins are at the same potential and that the VAA supply voltage is applied before the signal pin voltages. The correct power-up sequence ensures that any signal pin voltage will never exceed the power supply voltage by more than +0.5 V.

OL	P0–P3	Addressed by frame buffer
0	\$0	color palette entry \$0
0	\$1	color palette entry \$1
:	:	:
0	\$F	color palette entry \$F
1	\$x	overlay color

Table 2. Palette and Overlay Select Truth Table.

Circuit Description (continued)



Note: 75 Ω doubly-terminated load and RSET = 523 Ω . RS-343A levels and tolerances are assumed on all levels.

Figure 3. Composite Video Output Waveforms.

Description	IOG, IOUT (mA)	IOR, IOB (mA)	SYNC*	BLANK*	DAC Input Data
WHITE	26.67	19.05	1	1	\$F
DATA	data + 9.05	data + 1.44	1	1	data
DATA - SYNC	data + 1.44	data + 1.44	0	1	data
BLACK	9.05	1.44	1	1	\$0
BLACK - SYNC	1.44	1.44	0	1	\$0
BLANK	7.62	0	1	0	\$x
SYNC	0	0	0	0	\$x

Note: Typical with full-scale IOG = 26.67 mA. RSET = 523 Ω .


Table 3. Video Output Truth Table.

Pin Descriptions

Pin Name	Description
BLANK*	Composite blank control input (TTL compatible). A logical zero drives the analog outputs to the blanking level, as specified in Table 3. It is latched on the rising edge of LDOUT. When BLANK* is a logical zero, the pixel and overlay inputs are ignored.
SYNC*	Composite sync control input (TTL compatible). A logical zero on this input switches off a 40 IRE current source on the IOG output (see Figure 3). SYNC* does not override any other control or data input, as shown in Table 3; therefore, SYNC* should be asserted only during the blanking interval. It is latched on the rising edge of LDOUT. If sync information is not to be generated on the IOG output, this pin should be connected to GND.
LDOUT	Load control output (TTL compatible). The P0–P3 {A–D}, OL {A–D}, BLANK*, and SYNC* inputs are latched on the rising edge of LDOUT. LDOUT is internally generated by dividing the clock by 4. LDOUT can drive only one TTL load. LDOUT must be series terminated with a 33–68 Ω resistor to match the impedance of the PCB trace. Incorrect impedance matching may cause display artifacts.
P0–P3 {A–D}	Pixel select inputs (TTL compatible). These inputs are used to specify, on a pixel basis, which 1 of the 16 entries in the color palette RAM is to be used to provide color information. Four consecutive pixels (up to 4 bits per pixel) are input through this port. They are latched on the rising edge of LDOUT. P0 is the LSB. Unused inputs should be connected to GND. The {A} pixel is output first, followed by the {B} pixel, then the {C} pixel, etc., until all 4 pixels have been output, at which point the cycle repeats.
OL {A–D}	Overlay select inputs (TTL compatible). These control inputs are latched on the rising edge of LDOUT. They specify which palette is to be used for color information. A logical zero indicates the color palette RAM is to provide color information, while a logical one indicates the overlay register is to provide color information. When the MPU is accessing the overlay palette, the P0–P3 {A–D} inputs are ignored. Unused inputs should be connected to GND.
IOR, IOG, IOB, IOUT	Red, green, and blue video current outputs. These high-impedance current sources can directly drive a doubly-terminated 75 Ω coaxial cable (Figure 5 in the PC Board Layout Considerations section). All outputs, whether used or not, should have the same output load. The Bt455 outputs IOUT rather than IOR, IOG, and IOB.
GND	Analog ground. All GND pins must be connected together on the same PCB plane to prevent latchup. Refer to the PC Board Layout Considerations section for critical layout criteria.
VAA	Analog power. All VAA pins must be connected together on the same PCB plane to prevent latchup. Refer to the PC Board Layout Considerations section for critical layout criteria.
FS ADJUST	Full-scale adjust control. A resistor (RSET) connected between this pin and GND controls the magnitude of the full-scale video signal (Figure 4). The IRE relationships in Figure 3 are maintained, regardless of the full-scale output current. The relationship between RSET and the full-scale output current on IOG is: $RSET (\Omega) = 13,948 / IOG (mA)$ The full-scale output current on IOR and IOB for a given RSET is: $IOR, IOB (mA) = 9,963 / RSET (\Omega)$

Pin Descriptions (continued)

Pin Name	Description
COMP	Compensation pin. This pin provides compensation for the internal reference amplifier. A 0.1 μ F ceramic capacitor must be connected between this pin and the adjacent VAA pin (Figure 5). Connecting the capacitor to VAA rather than to GND provides the highest possible low-frequency power supply noise rejection. The COMP capacitor must be as close to the device as possible to keep lead lengths to an absolute minimum. <i>The PC Board Layout Considerations section contains critical layout criteria.</i>
CLOCK, CLOCK*	Clock inputs. These differential clock inputs are designed to be driven by ECL logic configured for single supply (+5 V) operation. The clock rate is typically the pixel clock rate of the system. Refer to the PC Board Layout Considerations section for critical layout criteria.
CE*	Chip enable control input (TTL compatible). This input must be a logical zero to enable data to be written to or read from the device. During write operations, data is internally latched on the rising edge of CE* (Figure 1). Glitches should be avoided on this edge-triggered input.
R/W	Read/write control input (TTL compatible). To write data to the device, both CE* and R/W must be a logical zero. To read data from the device, CE* must be a logical zero and R/W must be a logical one. R/W is latched on the falling edge of CE*. (See Figure 1.)
C0, C1	Command control inputs (TTL compatible). C0 and C1 specify the type of read or write operation being performed, as presented in Table 1. They are latched on the falling edge of CE*.
D0 - D3	Data bus (TTL compatible). Data is transferred into and out of the device over this 4-bit bidirectional data bus. D0 is the least significant bit.



Note: Bt455 pin names are in parentheses.

PC Board Layout Considerations

PC Board Considerations

The Bt454 and Bt455 layouts should be optimized for lowest noise on the Bt454 and Bt455 power and ground lines by shielding the digital inputs and providing good decoupling. The trace length between groups of VAA and GND pins should be as short as possible to minimize inductive ringing.

A well-designed power distribution network is critical to eliminating digital switching noise. The ground plane must provide a low-impedance return path for the digital circuits. A PC board with a minimum of six layers is recommended. The ground layer should be used as a shield to isolate noise from the analog traces with layer 1 (top) the analog traces, layer 2 the ground plane, layer 3 the analog power plane, and the remaining layers used for digital traces and digital power supplies.

The optimum layout enables the Bt454 and Bt455 to be located as close as possible to the power supply connector and the video output connector.

Power and Ground Planes

The power and ground planes need isolation gaps to minimize digital switching noise effects on the analog signals and components. These gaps need to be at least 1/8-inch wide. They are placed so that digital currents cannot flow through a peninsula that contains the analog components, signals, and video connector. A sample layout is shown in Figure 4.

Device Decoupling

For optimum performance, all capacitors should be located as close as possible to the device, using the shortest possible leads (consistent with reliable operation) to reduce the lead inductance. Chip capacitors are recommended for minimum lead inductance. Radial lead ceramic capacitors may be substituted for chip capacitors and are better than axial lead capacitors for self-resonance. Values are chosen to have self-resonance above the pixel clock.

Power Supply Decoupling

The best power supply decoupling performance is obtained by providing a 0.1 μF ceramic capacitor in parallel with a 0.01 μF chip capacitor to decouple each group of VAA pins to GND. The capacitors should be placed as close as possible to the device VAA and GND pins.

The 33 μF capacitor shown in Figure 5 is for low-frequency power supply ripple; the 0.1 μF and 0.01 μF capacitors are for high-frequency power supply noise rejection. The decoupling capacitors should be connected at the VAA and GND pins, using short, wide traces.

When using a linear regulator, the power-up sequence must be verified to prevent latchup. A linear regulator is recommended to filter the analog power supply if the power supply noise is greater than 200 mV. This is especially important when a switching power supply is used and the switching frequency is close to the raster scan frequency. Note that about 10 percent of power supply hum and ripple noise less than 1 MHz will couple onto the analog outputs.

COMP Decoupling

The COMP pin must be decoupled to VAA, typically with a 0.1 μF ceramic capacitor. Low-frequency supply noise will require a larger value. The COMP capacitor must be as close as physically possible to the COMP and VAA pins. A surface-mount ceramic chip capacitor is preferred for minimal lead inductance, which degrades the noise rejection of the circuit. Short, wide traces will also reduce lead inductance.

If the display has a ghosting problem, additional capacitance in parallel with the COMP capacitor may help.

Digital Signal Interconnect

The digital inputs to the Bt454 and Bt455 should be isolated as much as possible from the analog outputs and other analog circuitry. Also, these input signals should not overlay the analog power and output signals.

Most noise on the analog outputs will be caused by excessive edge rates (less than 3 ns), overshoot, undershoot, and ringing on the digital inputs.

The digital edge rates should be no faster than necessary, as feedthrough noise is proportional to the digital edge rates. Lower speed applications will benefit from using lower speed logic (3–5 ns edge rates) to reduce data-related noise on the analog outputs.

Transmission lines will mismatch if the lines do not match the source and destination impedance. This will degrade signal fidelity if the line length reflection time is greater than one fourth the signal edge time. Line termination or line length reduction is the solution. For example, logic edge rates of 2 ns require line lengths of less than 4 inches without using termination. Ring-

PC Board Layout Considerations (continued)

ing may be reduced by damping the line with a series resistor (30–300 Ω).

Radiation of digital signals can also be picked up by the analog circuitry. This is prevented by reducing the digital edge rates (rise/fall time), minimizing ringing with damping resistors, and minimizing coupling through PC board capacitance by routing 90 degrees to any analog signals.

The clock driver and all other digital devices on the circuit board must be adequately decoupled to prevent the noise generated by the digital devices from coupling into the analog circuitry.

Analog Signal Interconnect

The Bt454 and Bt455 should be located as close as possible to the output connectors to minimize noise pickup and reflections caused by impedance mismatch.

The analog outputs are susceptible to crosstalk from digital lines; digital traces must not be routed under or adjacent to the analog output traces.

The video output signals should not overlay the analog power plane, to maximize the high-frequency power supply rejection.

For maximum performance, the analog video output impedance, cable impedance, and load impedance should be the same.

Analog output video edges exceeding the CRT monitor bandwidth can be reflected, producing cable-length dependent ghosts. Simple pulse filters can reduce high-frequency energy, reducing EMI and noise. The filter impedance must match the line impedance.

Analog Output Protection

The Bt454 and Bt455 analog outputs should be protected against high-energy discharges, such as those from monitor arc-over or from "hot-switching" AC-coupled monitors.

The diode protection circuit shown in Figure 5 can prevent latchup under severe discharge conditions without adversely degrading analog transition times. The 1N4148/9 are low-capacitance, fast-switching diodes, which are also available in multiple-device packages (FSA250X or FSA270X) or surface-mountable pairs (BAV99 or MMBD7001).





Figure 4. Sample Layout Showing Power and Ground Plane Isolation Gaps.

PC Board Layout Considerations (continued)



Note: Each pair of device VAA and GND pins must be separately decoupled with 0.1 μF and 0.01 μF capacitors.

Location	Description	Vendor Part Number
C7	10 μF tantalum capacitor	Mallory CSR13G106KM
C1, C2, C3, C6, C8	0.1 μF ceramic capacitor	Erie RPE110Z5U104M50V
C4, C5	0.01 μF ceramic chip capacitor	Johanson Dielectrics X7R500S41W103KP
L1	ferrite bead	Fair-Rite 2743001111
R1, R2, R3	75 Ω 1% metal film resistor	Dale CMF-55C
RSET	523 Ω 1% metal film resistor	Dale CMF-55C

Note: The vendor numbers above are listed only as a guide. Substitution of devices with similar characteristics will not affect the performance of the Bt454/455.

Figure 5. Typical Connection Diagram and Parts List.

Application Information

LDOUT Termination

To reduce reflections on the LDOUT signal, it must be series-terminated to match the PCB trace impedance. Resistor values of 33–68 Ω are recommended. Impedance mismatch on the LDOUT signal may cause display artifacts.

LDOUT can drive only one TTL load.

Using Multiple Bt455s

When multiple Bt455s are used, each Bt455 should share a common power plane with one ferrite bead.

Each Bt455 must have its own RSET resistor, analog output termination resistors, power supply bypass capacitors, and COMP capacitor.

TTL Clock Interfacing

Figure 6 illustrates the Bt454/455 interface to a TTL clock. The MC10H116 is operated from a single +5 V supply. The resistor network attenuates the TTL levels to MECL input levels. The CLOCK and CLOCK* inputs require 220 Ω pulldown termination resistors, which should be located as close to the driver as possible. A 150 Ω crossing resistor is also required, located as close to the RAMDAC as possible.

ECL Clock Generation

Because of the high clock rates at which the Bt454/455 may operate, it is designed to accept dif-

ferential clock signals (CLOCK and CLOCK*). These clock inputs are designed to be generated by ECL logic operating at +5 V. The CLOCK and CLOCK* inputs require 220 Ω pulldown termination resistors, which should be located as close to the driver as possible. A 150 Ω crossing resistor is also required, located as close to the RAMDAC as possible.

Applications of 170 MHz require robust ECL clock signals with strong pulldown (~20 mA at VOH) and double termination for clock trace lengths greater than 2 inches.

The CLOCK and CLOCK* inputs must be differential signals because of the CMOS process noise margins. The Bt454/455 will not function if it uses a single-ended CLOCK with CLOCK* connected to ground.

A 10K or 10KH ECL crystal oscillator that generates differential outputs, operating between +5 V and ground, may be interfaced directly to the B454/455, as shown in Figure 7. If the crystal oscillator generates only a single-ended output, an MC10H116 may be used to generate the differential clock signals, as illustrated in Figure 8. If the MC10H116 is not readily available, an MC10H101, MC10H105, or MC10H107 may be used.

Although ECL works well with a single +5 V supply, the TTL power supply lines must be isolated from the ECL power supply. Further information on ECL design may be obtained in the *MECL Device Data Catalog* and the *MECL System Design Handbook* by Motorola.




Figure 6. Interfacing the Bt454/455 to a TTL Clock.

Application Information (continued)




Figure 7. Interfacing to a Differential ECL Oscillator.

5




Figure 8. Interfacing to a Single-Ended ECL Oscillator.

Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Units
Power Supply	VAA	4.75	5.00	5.25	V
Ambient Operating Temperature	TA	0		+70	°C
Output Load	RL		37.5		Ω
FS ADJUST Resistor	RSET		523		Ω

Absolute Maximum Ratings

Parameter	Symbol	Min	Typ	Max	Units
VAA (measured to GND)				7.0	V
Voltage on Any Signal Pin (Note 1)		GND–0.5		VAA + 0.5	V
Analog Output Short Circuit Duration to Any Power Supply or Common	ISC		indefinite		
Ambient Operating Temperature	TA	–55		+125	°C
Storage Temperature	TS	–65		+150	°C
Junction Temperature	TJ			+150	°C
Vapor Phase Soldering (1 minute)	TVSOL			220	°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 1: This device employs high-impedance CMOS devices on all signal pins. It should be handled as an ESD-sensitive device. Voltage on any signal pin that exceeds the power supply voltage by more than +0.5 V can induce destructive latchup.

DC Characteristics

Parameter	Symbol	Min	Typ	Max	Units
Resolution (each DAC)		4	4	4	Bits
Accuracy (each DAC)					
Integral Linearity Error	IL			±1/4	LSB
Differential Linearity Error	DL			±1/4	LSB
Gray-Scale Error			guaranteed	±10	% Gray Scale
Monotonicity					
Coding					Binary
Digital Inputs (except CLOCK, CLOCK*)					
Input High Voltage	V _{IH}	2.0		V _{AA} + 0.5	V
Input Low Voltage	V _{IL}	GND–0.5		0.8	V
Input High Current (V _{in} = 2.4 V)	I _{IH}			1	µA
Input Low Current (V _{in} = 0.4 V)	I _{IL}			–1	µA
Input Capacitance (f = 1 MHz, V _{in} = 2.4 V)	C _{IN}		10		pF
Clock Inputs (CLOCK, CLOCK*)					
Differential Input Voltage	ΔV _{IN}	0.6		6	V
Input High Current (V _{in} = 4.2 V)	I _{KIH}			1	µA
Input Low Current (V _{in} = 3.2 V)	I _{KIL}			–1	µA
Input Capacitance (f = 1 MHz, V _{in} = 4.2 V)	C _{KIN}		10		pF
Digital Outputs					
Output High Voltage	V _{OH}				V
D0–D3 (I _{OH} = –400 µA)		2.4			V
LDOUT (I _{OH} = –12 mA)		2.4			V
Output Low Voltage	V _{OL}				V
D0–D3 (I _{OL} = 3.2 mA)				0.4	V
LDOUT (I _{OL} = 24 mA)				0.5	V
3-State Current (D0–D3)	I _{OZ}			10	µA
Output Capacitance	C _{DOUT}		10		pF

See test conditions on next page.

DC Characteristics (continued)

Parameter	Symbol	Min	Typ	Max	Units
Analog Outputs					
Output Current					
White Level Relative to Blank		16.81	19.05	21.30	mA
White Level Relative to Black		15.86	17.62	19.40	mA
Black Level Relative to Blank		0.95	1.44	1.90	mA
Blank Level on IOR, IOB		0	5	50	μA
Blank Level on IOG or IOUT		6.29	7.62	8.96	mA
Sync Level on IOG or IOUT		0	5	50	μA
LSB Size			1.175		mA
DAC-to-DAC Matching				5	%
Output Compliance	VOC	-0.5		+1.4	V
Output Impedance	RAOUT		50		kΩ
Output Capacitance (f = 1 MHz, IOUT = 0 mA)	CAOUT		20		pF
Power Supply Rejection Ratio (COMP = 0.1 μF, f = 1 kHz)	PSRR		0.5		% / % ΔVAA

Test conditions (unless otherwise specified): "Recommended Operating Conditions" with RSET = 523 Ω. As the above parameters are guaranteed over the full temperature range, temperature coefficients are not specified or required. Typical values are based on nominal temperature, i.e., room temperature, and nominal voltage, i.e., 5 V.

AC Characteristics

Parameter	Symbol	170 MHz Devices			135 MHz Devices			110 MHz Devices			Units
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Clock Rate	Fmax			170			135			110	MHz
R/W, C0, C1 Setup Time	1	0			0			0			ns
R/W, C0, C1 Hold Time	2	15			15			15			ns
CE* Low Time	3	50			50			50			ns
CE* High Time	4	25			25			25			ns
CE* Asserted to Data Bus	5	10			10			10			ns
CE* Asserted to Data Valid	6			75			75			75	ns
CE* Negated to Data Bus 3-States	7			15			15			15	ns
Write Data Setup Time	8	35			35			35			ns
Write Data Hold Time	9	10			10			10			ns
LDOUT Pulse Width High	10	9			11.5			13			ns
LDOUT Pulse Width Low	11	9			11.5			13			ns
Clock to LDOUT	12	4	7.5	14.3	4	7.5	14.3	4	7.5	14.3	ns
Pixel and Control Setup Time	13	0			0			0			ns
Pixel and Control Hold Time	14	3			5			5			ns
Clock Cycle Time	15	5.88			7.4			9			ns
Clock Pulse Width High	16	2			3			3.6			ns
Clock Pulse Width Low	17	2			3			3.6			ns
Analog Output Delay	18		20			20			20		ns
Analog Output Rise/Fall Time	19		2			2			2		ns
Analog Output Settling Time (Note 1)	20			6			9			9	ns
Clock and Data Feedthrough (Note 1)			70			70			70		pV - sec
Glitch Impulse (Note 1)			50			50			50		pV - sec
Analog Output Skew			0	2		0	2		0	2	ns
Pipeline Delay		6	6	6	6	6	6	6	6	6	Clocks
VAA Supply Current (Note 2)	IAA		200	tbd		150	tbd		120	200	mA

Test conditions (unless otherwise specified): "Recommended Operating Conditions" with RSET = 523 Ω. TTL input values are 0–3 V with input rise/fall times ≤ 4 ns, measured between the 10-percent and 90-percent points. ECL input values are 3.2–4.2 V with input rise/fall times ≤ 2 ns, measured between 20-percent and 80-percent points. Timing reference points at 50 percent for inputs and outputs. Analog output load ≤ 10 pF and D0–D3 output load ≤ 75 pF. See timing waveforms and notes in Figures 9 and 10. As the above parameters are guaranteed over the full temperature range, temperature coefficients are not specified or required. Typical values are based on nominal temperature, i.e., room temperature, and nominal voltage, i.e., 5 V.

Note 1: Clock and data feedthrough is a function of the number of edge rates, and the amount of overshoot and undershoot on the digital inputs. For this test, the TTL digital inputs have a 1 kΩ resistor to ground and are driven by 74HC logic. Settling time does not include clock and data feedthrough. Glitch impulse includes clock and data feedthrough, and –3 dB test bandwidth = 2x clock rate.

Note 2: At Fmax. IAA (typ) at VAA = 5.0 V and TA = 20° C. IAA (max) at VAA = 5.25 V, TA = 0° C.

Timing Waveforms





Figure 9. MPU Read/Write Timing Dimensions.




Note 1: Output delay time is measured from 50-percent point of the rising clock edge to the 50-percent point of full-scale transition.


Note 2: Output settling time is measured from the 50-percent point of full-scale transition to output settling within $\pm 1/4$ LSB.

Note 3: Output rise/fall time is measured between the 10-percent and 90-percent points of full-scale transition.

Figure 10. Video Input/Output Timing.



Equivalent Circuit of the Reference Amplifier.



Equivalent Circuit of the Current Output (IOG or IOUT).

Ordering Information

Model Number	Speed	Package	Ambient Temperature Range
Bt454KPJ	110 MHz	44-pin Plastic J-Lead	0° to +70° C
Bt454KPJ135	135 MHz	44-pin Plastic J-Lead	0° to +70° C
Bt454KPJ170	170 MHz	44-pin Plastic J-Lead	0° to +70° C
Bt455KPJ110	110 MHz	44-pin Plastic J-Lead	0° to +70° C
Bt455KPJ135	135 MHz	44-pin Plastic J-Lead	0° to +70° C
Bt455KPJ170	170 MHz	44-pin Plastic J-Lead	0° to +70° C