


FEATURES.

- Four Independent Adder/Subtractors
- Use with Two's Complement Arithmetic
- Magnitude Only Addition/Subtraction
- Advanced Low-Power Schottky Processing
- 100% Reliability Assurance Testing in Compliance With MIL-STD-883

DESCRIPTION

The 25LS15 is a serial/parallel two's complement adder/subtractor designed for use in association with the 25LS14 serial/parallel two's complement multiplier. This device can also be used for magnitude only addition or subtraction.


Four independent adder/subtractors are provided with common clock and clear inputs. The add function is A plus B and the subtract function is A minus B. The clear function sets the internal carry function to logic one in subtract mode. This least significant plus one is self propagating in the subtract mode as long as zeroes are applied at the LSB's.



The 25LS15 is particularly useful for recursive or non-recursive digital filtering or butterfly networks in fast fourier transforms.

LOGIC DIAGRAM

(One of Four Similar Functions)



## Recommended Operating Conditions

	Military			Commercial			Units
	Min.	Typ.	Max.	Min.	Typ.	Max.	
Supply Voltage $V_{CC}$	4.5	5	5.5	4.75	5.0	5.25	V
High-Level Output Current $I_{OH}$			-440			-440	$\mu$ A
Low Level Output Current $I_{OL}$			8			8	mA
Operating Free Air Temperature	-55		+125	0		+70	$^{\circ}$ C

## Electrical characteristics Over Operating Temperature Range (Unless Otherwise Noted)

Parameters	Description	Test Conditions (Note 1)	Military			Commercial			Units
			Min.	Typ. (Note 2)	Max.	Min.	Typ.	Max.	
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{MIN.}$ , $I_{OH} = -440\mu\text{A}$ $V_{IN} = V_{IH}$ or $V_{IL}$	2.5			2.7			Volts
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{MIN.}$ $V_{IN} = V_{IH}$ or $V_{IL}$			0.4		0.4		Volts
		$I_{OL} = 4.0\text{mA}$							
		$I_{OL} = 8.0\text{mA}$			0.45		0.45		
$V_{IH}$	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs	2.0			2.0			Volts
$V_{IL}$	Input LOW Level	Guaranteed input logical LOW voltage for all inputs			0.7		0.8		Volts
$V_I$	Input Clamp Voltage	$V_{CC} = \text{MIN.}$ , $I_{IN} = -18\text{mA}$			1.5		1.5		Volts
$I_{IL}$ (Note 3)	Input LOW Current	$V_{CC} = \text{MAX.}$ , $V_{IN} = 0.4\text{V}$			-0.36		-0.36		Volts
$I_{IH}$ (Note 3)	Input HIGH Current	$V_{CC} = \text{MAX.}$ , $V_{IN} = 2.7\text{V}$			20		20		Volts
$I_I$	Input HIGH Current	$V_{CC} = \text{MAX.}$ , $V_{IN} = 7.0\text{V}$			0.1		0.1		mA
$I_{SC}$	Output Short Circuit Current (Note 4)	$V_{CC} = \text{MAX.}$	-30		-85	-30	-85		mA
$I_{CC}$	Power Supply Current (Note 5)	$V_{CC} = \text{MAX.}$		48	75		48	75	mA

- Notes: 1. For conditions shown as Min. or Max., use the appropriate value specified under Electrical Characteristics for the applicable device type.  
 2. Typical limits are at  $V_{CC} = 5.0\text{V}$ ,  $25^{\circ}\text{C}$  ambient and maximum loading.  
 3. Actual input currents = Input Load Current x Input Load Factor (See Loading Rules).  
 4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.  
 5. All inputs HIGH, measured after a LOW-to-HIGH clock transition.

Switch Characteristics  $V_{CC} = 5.0V, T_A = +25^{\circ}C$

Parameters	From (Input)	To (Output)	+25°C			Units
			Min.	Typ.	Max.	
<b>Test Conditions: <math>C_L = 15pF, R_L = 2k\Omega</math> (See Fig. A, page 2-174)</b>						
$t_{PLH}$	Clock	F		14	22	ns
$t_{PHL}$				14	22	
$t_{PHL}$	Clear	F		20	30	ns
$t_s$	Set up time	A, B, S		10		ns
$t_h$	Hold time			0		
$t_s$	Clear Recovery time			25		ns
$t_h$	Clear Hold time			0		
$t_{pw}$	Clock Pulse Width	Clock	HIGH	17		ns
			LOW	17		
$t_{pw}$	Clear Pulse Width			20		ns
$f_{MAX}$	Max. Clock Frequency			30	40	MHz

FUNCTION TABLE

External Inputs					Internal Point		Output	Function
CP	CLR	S	A	B	C	C <sub>1</sub>	F	
X	L	L	X	X	L	L	L	Clear
X	L	H	X	X	H	H	L	
L	H	X	X	X	NC	NC	NC	
H	H	X	X	X	NC	NC	NC	
↑	H	L	L	L	L	L	L	Add
↑	H	L	L	L	H	L	H	
↑	H	L	L	H	L	L	H	
↑	H	L	L	H	H	H	L	
↑	H	L	H	L	L	L	H	
↑	H	L	H	H	L	H	L	
↑	H	L	H	H	H	H	H	
↑	H	L	H	H	H	H	H	
↑	H	H	L	L	L	L	H	Subtract
↑	H	H	L	L	H	H	L	
↑	H	H	L	H	L	L	L	
↑	H	H	L	H	H	L	H	
↑	H	H	H	L	L	L	L	
↑	H	H	H	L	L	H	H	
↑	H	H	H	H	L	L	H	
↑	H	H	H	H	H	H	L	

- C = Data In the Carry Flip-Flop Before the Clock Transition
- C<sub>1</sub> = Data In the Carry Flip-Flop After the Clock
- X = Don't Care
- NC = No Change
- H = HIGH
- L = LOW
- ↑ = LOW-to-HIGH Transition

DEFINITION OF FUNCTIONAL TERMS

A<sub>1</sub>,A<sub>2</sub>,A<sub>3</sub>,A<sub>4</sub>  
B<sub>1</sub>,B<sub>2</sub>,B<sub>3</sub>,B<sub>4</sub>  
S<sub>1</sub>,S<sub>2</sub>,S<sub>3</sub>,S<sub>4</sub>

The "A" input into each adder/subtractor  
The "B" input into each adder/subtractor  
The add subtract control for each adder/subtractor. When S is LOW, the F function is A+B. When S is HIGH, the F function is A-B.

F<sub>1</sub>,F<sub>2</sub>,F<sub>3</sub>,F<sub>4</sub>

The four independent serial outputs of the adder/subtractor.

CP Clock

The clock input for the device. All internal flip-flops change state on the LOW-to-HIGH transition.

CLR Clear

When the clear input is LOW, the four independent adder/subtractors are asynchronously reset. The sum flip-flop is always set to logic "0". The carry flip-flop is set to logic "0" in the add mode and logic "1" in the subtract mode.

## APPLICATIONS

The normal butterfly network associated with the Cooley-Tukey Fast Fourier Transform (FFT) algorithm is shown below. Here we assume A, B, C, D and W are all complex numbers such that:


$$\begin{aligned} A &= A_R + jA_I \\ B &= B_R + jB_I \\ W &= W_R + jW_I \end{aligned}$$

The outputs C and D are also complex numbers and are evaluated as:

$$\begin{aligned} C &= C_R + jC_I = (A_R + B_R W_R - B_I W_I) + j(A_I + B_R W_I + B_I W_R) \\ D &= C_R + jD_I = (A_R - B_R W_R + B_I W_I) + j(A_I - B_R W_I - B_I W_R) \end{aligned}$$

The four multiplications can be implemented using four 25LS14 serial-parallel multipliers (the appropriate number of bits must, of course, be used). The additions and the subtractions are implemented using the 25LS15 quad serial adder/subtractors. This diagram depicts only the basic data flow; binary weighting of the numbers, rounding, truncation, etc. must be handled as required by the individual design parameters.

## FAST FOURIER TRANSFORM (FFT) BUTTERFLY



An FFT butterfly connection for complex arithmetic inputs and outputs.