

DRAM

16 MEG x 4 DRAM

3.3V, EDO PAGE MODE

FEATURES

- Single +3.3V ±0.3V power supply
- Industry-standard x4 pinout, timing, functions and packages
- 13 row-addresses, 11 column-addresses (G3) or 12 row-addresses, 12 column-addresses (H9)
- High-performance CMOS silicon-gate process
- All inputs and outputs are LVTTTL-compatible
- Extended Data-Out (EDO) PAGE MODE access
- 4,096-cycle CAS-BEFORE-RAS (CBR) REFRESH distributed across 64ms

OPTIONS

- Timing
 - 50ns access
 - 60ns access
 - 70ns access

MARKING

-5
-6
-7

Packages

Plastic SOJ (500 mil) DW
Plastic TSOP (500 mil) TW

- Part Number Example: MT4LC16M4G3DW-7

KEY TIMING PARAMETERS

SPEED	^t RC	^t RAC	^t PC	^t AA	^t CAC	^t CAS
-5	90ns	50ns	20ns	25ns	13ns	8ns
-6	110ns	60ns	25ns	30ns	15ns	10ns
-7	130ns	70ns	30ns	35ns	20ns	12ns


GENERAL DESCRIPTION

The MT4LC16M4G3 and MT4LC16M4H9 are high-speed CMOS dynamic random access memory devices containing 67,108,864 bits, and designed to operate from 3.0V to 3.6V. The MT4LC16M4G3 and MT4LC16M4H9 are functionally organized as 16,777,216 locations containing 4 bits each. The 16,777,216 memory locations are arranged in 8,192 rows by 2,048 columns for the MT4LC16M4G3 or 4,096 rows by 4,096 columns for the MT4LC16M4H9. During READ or WRITE cycles, each location is uniquely addressed via the address bits. First, the row address is latched by the RAS signal, then the column address by CAS. Both devices provide EDO PAGE MODE operation, allowing for fast successive data operations (READ, WRITE or READ-MODIFY-WRITE) within a given row.


The MT4LC16M4G3 and MT4LC16M4H9 must be refreshed periodically in order to retain stored data.

PIN ASSIGNMENT (Top View)

34-Pin SOJ (DA-6)




34-Pin TSOP*




*Consult factory for dimensions and availability.

FUNCTIONAL BLOCK DIAGRAM
MT4LC16M4G3 (13 row-addresses)



FUNCTIONAL BLOCK DIAGRAM
MT4LC16M4H9 (12 row-addresses)



FUNCTIONAL DESCRIPTION

The functional description for the MT4LC16M4G3 and MT4LC16M4H9 is divided into the two areas described below (DRAM access and DRAM refresh). Relevant timing diagrams are included in this data sheet, following the timing specifications tables.

DRAM ACCESS

Each location in the DRAM is uniquely addressable as mentioned in the General Description. The data for each location is accessed via the four I/O pins (DQ1-4). The \overline{WE} signal must be activated to execute a write operation, otherwise a read operation will be performed. The \overline{OE} signal must be activated to enable the DQ output drivers for a read access and can be deactivated to disable output data if necessary.

EDO PAGE MODE

DRAM READ cycles have traditionally turned the output buffers off (High-Z) with the rising edge of \overline{CAS} . If \overline{CAS} went HIGH, and \overline{OE} was LOW (active), the output buffers would be disabled. The MT4LC16M4G3 and MT4LC16M4H9 offer an accelerated PAGE MODE cycle by eliminating output disable from \overline{CAS} HIGH. This option is called EDO and it allows \overline{CAS} precharge time (t_{CP}) to occur without the output data going invalid (see READ and EDO-PAGE-MODE READ waveforms).

EDO operates as any DRAM READ or FAST-PAGE-MODE READ, except data will be held valid after \overline{CAS} goes HIGH, as long as \overline{RAS} and \overline{OE} are held LOW and \overline{WE} is held HIGH. \overline{OE} can be brought LOW or HIGH while \overline{CAS} and \overline{RAS} are LOW, and the DQs will transition between valid data and High-Z. Using \overline{OE} , there are two methods to disable the outputs and keep them disabled during the \overline{CAS} HIGH time. The first method is to have \overline{OE} HIGH when \overline{CAS} transitions HIGH and keep \overline{OE} HIGH for t_{OEHC} thereafter. This will disable the DQs and they will remain disabled (regardless of the state of \overline{OE} after that point) until \overline{CAS} falls again. The second method is to

have \overline{OE} LOW when \overline{CAS} transitions HIGH. Then bringing \overline{OE} HIGH for a minimum of t_{OEP} anytime during the \overline{CAS} HIGH period will disable the DQs; the DQs will remain disabled (regardless of the state of \overline{OE} after that point) until \overline{CAS} falls again (please refer to Figure 1). During other cycles, the outputs are disabled at t_{OFF} time after \overline{RAS} and \overline{CAS} are HIGH, or t_{WHZ} after \overline{WE} transitions LOW. The t_{OFF} time is referenced from the rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last. \overline{WE} can also perform the function of disabling the output drivers under certain conditions, as shown in Figure 2.

EDO PAGE MODE operations are always initiated with a row-address strobed-in by the \overline{RAS} signal, followed by a column-address strobed-in by \overline{CAS} , just like for single location accesses. However, subsequent column locations within the row may then be accessed at the page mode cycle time. This is accomplished by cycling \overline{CAS} while holding \overline{RAS} LOW, and entering new column addresses with each \overline{CAS} cycle. Returning \overline{RAS} HIGH terminates the EDO PAGE MODE operation.

DRAM REFRESH

The supply voltage must be maintained at the specified levels, and the refresh requirements must be met in order to retain stored data in the DRAM. The refresh requirements are met by refreshing all 8,192 rows (G3) or all 4,096 rows (H9) in the DRAM array at least once every 64ms. The recommended procedure is to execute 4,096 CBR REFRESH cycles, either uniformly spaced or grouped in bursts, every 64ms. The MT4LC16M4G3 internally refreshes two rows for every CBR cycle, whereas the MT4LC16M4H9 refreshes one row for every CBR cycle. So with either device, executing 4,096 CBR cycles covers all rows. Alternatively, \overline{RAS} -ONLY REFRESH capability is inherently provided. However, with this method only one row is refreshed at a time, so for the MT4LC16M4G3, 8,192 \overline{RAS} -ONLY REFRESH cycles must be executed every 64ms to cover all rows.




Figure 1
OE CONTROL OF DQs




Figure 2
WE CONTROL OF DQs

▨ DON'T CARE
▩ UNDEFINED



MT4LC16M4G3/H9
16 MEG x 4 DRAM

NEW
EDO DRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Relative to Vss	-1.0V to +4.6V
Voltage on Inputs or I/O Pins	
Relative to Vss	-1.0V to +5.5V
Operating Temperature, T _A (ambient)	0°C to +70°C
Storage Temperature (plastic)	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (Vcc = +3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	3.0	3.6	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.0	5.5	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 5.5V (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS	V _{OH}	2.4		V	
Output High Voltage (I _{OUT} = -2mA)					
Output Low Voltage (I _{OUT} = 2mA)	V _{OL}		0.4	V	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS
(Notes: 1, 6, 7) ($V_{CC} = +3.3V \pm 0.3V$)

PARAMETER/CONDITION	VERSION	SYMBOL	MAX			UNITS	NOTES
			-5	-6	-7		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	MT4LC16M4G3	I _{CC1}	1	1	1	mA	
	MT4LC16M4H9	I _{CC1}	1	1	1		
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} \geq V_{CC} - 0.2V$, DQs may be left open, Other inputs: $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$)	MT4LC16M4G3	I _{CC2}	500	500	500	μA	
	MT4LC16M4H9	I _{CC2}	500	500	500		
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [MIN]$)	MT4LC16M4G3	I _{CC3}	130	120	110	mA	3, 4, 29
	MT4LC16M4H9	I _{CC3}	170	160	150		
OPERATING CURRENT: EDO PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC} = t_{PC} [MIN]$)	MT4LC16M4G3	I _{CC4}	150	120	100	mA	3, 4, 29
	MT4LC16M4H9	I _{CC4}	150	120	100		
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: $t_{RC} = t_{RC} [MIN]$)	MT4LC16M4G3	I _{CC5}	130	120	110	mA	3, 26
	MT4LC16M4H9	I _{CC5}	170	160	150		
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [MIN]$)	MT4LC16M4G3	I _{CC6}	140	130	120	mA	3, 5
	MT4LC16M4H9	I _{CC6}	170	160	150		

CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: Address pins	C _{I1}	5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	C _{I2}	7	pF	2
Input/Output Capacitance: DQ	C _{I0}	9	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (V_{CC} = +3.3V ±0.3V)

AC CHARACTERISTICS	PARAMETER	-5		-6		-7		UNITS	NOTES		
		SYM	MIN	MAX	MIN	MAX	MIN			MAX	
Access time from column-address	^t AA			25		30		35	ns		
Column-address set-up to $\overline{\text{CAS}}$ going HIGH during WRITE	^t ACH	15			15		15		ns		
Column-address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	40			45		55		ns		
Column-address setup time	^t ASC	0			0		0		ns		
Row-address setup time	^t ASR	0			0		0		ns		
Column-address to $\overline{\text{WE}}$ delay time	^t AWD	48			55		65		ns	21	
Access time from $\overline{\text{CAS}}$	^t CAC		13			15		20	ns	15	
Column-address hold time	^t CAH	8			10		12		ns		
$\overline{\text{CAS}}$ pulse width	^t CAS	8	10,000		10	10,000		12	10,000	ns	
$\overline{\text{CAS}}$ hold time (CBR REFRESH)	^t CHR	8			10		12		ns	5	
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	0			0		0		ns		
Data output hold after $\overline{\text{CAS}}$ LOW	^t COH	5			5		5		ns		
$\overline{\text{CAS}}$ precharge time	^t CP	8			10		10		ns	16	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		28			35		40	ns		
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5			5		5		ns		
$\overline{\text{CAS}}$ hold time	^t CSH	44			50		55		ns		
$\overline{\text{CAS}}$ setup time (CBR REFRESH)	^t CSR	5			5		5		ns	5	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	^t CWD	30			35		40		ns	21	
Write command to $\overline{\text{CAS}}$ lead time	^t CWL	8			15		15		ns		
Data-in hold time	^t DH	8			10		12		ns	22	
Data-in hold time (referenced to $\overline{\text{RAS}}$)	^t DHR	40			45		55		ns		
Data-in setup time	^t DS	0			0		0		ns	22	
Output disable	^t OD	0	13		0	15		0	15	ns	27, 28
Output Enable time	^t OE		13			15		15	ns		
$\overline{\text{OE}}$ hold time from $\overline{\text{WE}}$ during READ-MODIFY-WRITE cycle	^t OEH	8			10		12		ns	28	
$\overline{\text{OE}}$ HIGH hold time from $\overline{\text{CAS}}$ HIGH	^t OEHC	7			10		10		ns		
$\overline{\text{OE}}$ HIGH pulse width	^t OEP	7			10		10		ns		
$\overline{\text{OE}}$ LOW to $\overline{\text{CAS}}$ HIGH setup time	^t OES	4			5		5		ns		

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($V_{CC} = +3.3V \pm 0.3V$)

AC CHARACTERISTICS		-5		-6		-7			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	t_{OFF}	0	13	0	15	0	15	ns	20, 27
\overline{OE} setup prior to RAS during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	
EDO-PAGE-MODE READ or WRITE cycle time	t_{PC}	20		25		30		ns	
EDO-PAGE-MODE READ-WRITE cycle time	t_{PRWC}	71		75		85		ns	
Access time from \overline{RAS}	t_{RAC}		50		60		70	ns	14
RAS to column-address delay time	t_{RAD}	9	25	12	30	12	35	ns	18
Row-address hold time	t_{RAH}	8		10		10		ns	
Column-address to \overline{RAS} lead time	t_{RAL}	25		30		35		ns	
RAS pulse width	t_{RAS}	50	10,000	60	10,000	70	10,000	ns	
RAS pulse width (EDO PAGE MODE)	t_{RASP}	50	125,000	60	125,000	70	125,000	ns	
Random READ or WRITE cycle time	t_{RC}	90		110		130		ns	
RAS to CAS delay time	t_{RCD}	11	37	14	45	14	50	ns	17
Read command hold time (referenced to \overline{CAS})	t_{RCH}	0		0		0		ns	19
Read command setup time	t_{RCS}	0		0		0		ns	
Refresh period	t_{REF}		64		64		64	ms	26
\overline{RAS} precharge time	t_{RP}	30		40		50		ns	
RAS to CAS precharge time	t_{RPC}	0		0		0		ns	
Read command hold time (referenced to RAS)	t_{RRH}	0		0		0		ns	19
RAS hold time	t_{RSH}	8		10		12		ns	
READ WRITE cycle time	t_{RWC}	126		150		177		ns	
RAS to \overline{WE} delay time	t_{RWD}	73		80		90		ns	21
Write command to RAS lead time	t_{RWL}	8		15		15		ns	
Transition time (rise or fall)	t_T	1	50	2	50	2	50	ns	
Write command hold time	t_{WCH}	8		10		12		ns	
Write command hold time (referenced to RAS)	t_{WCR}	40		45		55		ns	
\overline{WE} command setup time	t_{WCS}	0		0		0		ns	21
\overline{WE} to outputs in High-Z	t_{WHZ}		10		13		15	ns	
Write command pulse width	t_{WP}	7		10		12		ns	
\overline{WE} pulse width to disable outputs	t_{WPZ}	7		10		12		ns	
\overline{WE} hold time (CBR REFRESH)	t_{WRH}	8		10		10		ns	25
\overline{WE} setup time (CBR REFRESH)	t_{WRP}	8		10		10		ns	25


NOTES

1. All voltages referenced to Vss.
2. This parameter is sampled. VCC = +3.3V; f = 1 MHz.
3. Icc is dependent on cycle rates.
4. Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100 μ s is required after power-up followed by eight $\overline{\text{RAS}}$ refresh cycles ($\overline{\text{RAS}}$ ONLY or CBR with $\overline{\text{WE}}$ HIGH) before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-ups should be repeated any time the $\overline{\text{REF}}$ refresh requirement is exceeded.
8. AC characteristics assume t_{ToF} 2ns for -5 and 2.5ns for -6 and -7.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ = V_{IH} , data output is High-Z.
12. If $\overline{\text{CAS}}$ = V_{IL} , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates, 100pF and V_{OL} = 0.8V and V_{OH} = 2.0V.
14. Assumes that $t_{\text{RCD}} < t_{\text{RCD}}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX})$.
16. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, output data will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CP} .
17. Operation within the $t_{\text{RCD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MAX})$ can be met. $t_{\text{RCD}}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{\text{RAD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MIN})$ and $t_{\text{CAC}}(\text{MIN})$ can be met. $t_{\text{RAD}}(\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{MAX})$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{\text{OFF}}(\text{MAX})$ defines the time at which the output achieves the open circuit condition, and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are not restrictive operating parameters. t_{WCS} applies to EARLY WRITE cycles. If $t_{\text{WCS}} > t_{\text{WCS}}(\text{MIN})$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. t_{RWD} , t_{AWD} and t_{CWD} define READ-MODIFY-WRITE cycles. Meeting these limits allows for reading and disabling output data and then applying input data. $\overline{\text{OE}}$ held HIGH and $\overline{\text{WE}}$ taken LOW after $\overline{\text{CAS}}$ goes LOW results in a LATE WRITE ($\overline{\text{OE}}$ -controlled) cycle. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not applicable in a LATE WRITE cycle.
22. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. If $\overline{\text{OE}}$ is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}}$ = LOW and $\overline{\text{OE}}$ = HIGH.
25. t_{WTS} and t_{WTH} are setup and hold specifications for the $\overline{\text{WE}}$ pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of t_{WRP} and t_{WRH} in the CBR REFRESH cycle.
26. $\overline{\text{RAS}}$ -ONLY REFRESH requires that all 8,192 rows of the MT4LC16M4G3, or all 4,096 rows of the MT4LC16M4H9, be refreshed at least once every 64ms. CBR REFRESH, for either device, requires that at least 4,096 cycles be completed every 64ms.
27. The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If $\overline{\text{CAS}}$ stays LOW while $\overline{\text{OE}}$ is brought HIGH, the DQs will open. If $\overline{\text{OE}}$ is brought back LOW ($\overline{\text{CAS}}$ still LOW), the DQs will provide the previously read data.
28. LATE WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and $t_{\text{OE}}(\text{HIGH})$ met ($\overline{\text{OE}}$ HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. If $\overline{\text{OE}}$ is taken back LOW while $\overline{\text{CAS}}$ remains LOW, the DQs will remain open.
29. Column-address changed once each cycle.

READ CYCLE




EARLY WRITE CYCLE




▨ DONT CARE
▩ UNDEFINED



- NOTE:**
1. Although \overline{WE} is a "don't care" at \overline{RAS} time during an access cycle (READ or WRITE), the system designer should implement \overline{WE} HIGH for $tWRP$ and $tWRH$. This design implementation will facilitate compatibility with future EDO DRAMs.
 2. $tOFF$ is referenced from rising edge of \overline{RAS} or \overline{CAS} , which ever occurs last.

EDO-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




RAS-ONLY REFRESH CYCLE
(WE = DON'T CARE)




 DON'T CARE
 UNDEFINED

NOTE: 1. Although \overline{WE} is a "don't care" at \overline{RAS} time during an access cycle (READ or WRITE), the system designer should implement \overline{WE} HIGH for $tWRP$ and $tWRH$. This design implementation will facilitate compatibility with future EDO DRAMs.

CBR REFRESH CYCLE
(Addresses and \overline{OE} = DON'T CARE)




HIDDEN REFRESH CYCLE²⁴
(\overline{WE} = HIGH; \overline{OE} = LOW)



▨ DON'T CARE
▩ UNDEFINED

READ CYCLE
(with WE-controlled disable)



NOTE: 1. Although \overline{WE} is a "don't care" at \overline{RAS} time during an access cycle (READ or WRITE), the system designer should implement \overline{WE} HIGH for $t'WRP$ and $t'WRH$. This design implementation will facilitate compatibility with future EDO DRAMs.