



SP1650

DUAL A/D COMPARATOR

The SP1650 is a very high speed comparator utilising differential amplifier inputs to sense analogue signals above or below a reference level. An output latch provides a unique sample-hold feature.

Complementary outputs permit maximum utility for applications in high speed test equipment, frequency measurement, sample and hold, peak voltage detection, transmitters, receivers, memory translation, sense amplifiers and more.

The clock inputs (\bar{C}_a and \bar{C}_b) operate from ECL III or ECL 10,000 digital levels. When \bar{C}_a is at a logic high level, Q_a will be at a logic high level provided that $V_1 > V_2$ (V_1 is more positive than V_2). \bar{Q}_a is the logic complement of Q_a . When the clock in to a low logic level, the outputs are latched in their present state.

FEATURES

- $P_D = 330\text{mW typ/pkg (No Load)}$
- $t_{pd} = 3.5\text{ns typ.}$
- Input Slew Rate = 350V/us
- Differential Input Voltage:
-5.0V to +5.0V (-30°C to +85°C)
- Common Mode Range:
-2.5V to +3.0V (-30°C to +85°C)
- Resolution: $\leq 20\text{mV (-30°C to +85°C)}$
- Drives 50 ohm lines

TRUTH TABLE

\bar{C}	V_1 V_2	$Q_n + 1$	$\bar{Q}_n + 1$
H	$V_1 > V_2$	H	L
H	$V_1 < V_2$	L	H
L	ϕ ϕ	Q_n	\bar{Q}_n

ϕ = Don't Care




Fig.1(a) Pin connections (top view) Fig.1(b) Logic diagram

Operating temperature range:

- 30°C to +85°C (Ceramic)
- 0°C to +75°C (Plastic)

ORDERING INFORMATION

- SP1650DG** (Industrial - Ceramic DIL package)
- SP1650BB DG** (Plessey High Reliability Ceramic DIL package)
- SP1650 DP** (Industrial - Plastic DIL package)
- SP1650 BC DG** (Military - Ceramic DIL package)

NOTE:

The BC version of this product conforms to MIL-STD-883C CLASS B screening and is covered by separate data which observes the change notification requirements of MIL-M-38510 and is published in the 'MIL-STD-883C CLASS B Integrated Circuit' Handbook. Please consult your nearest Plessey sales office.




Fig.2 Circuit diagram

244 ELECTRICAL CHARACTERISTICS

This ECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is either in a test socket or mounted on a printed circuit board. Test procedures are shown for selected inputs and selected outputs. The other inputs and outputs are tested in a similar manner. Outputs are tested with a 50Ω resistor to -2.0V dc.

Characteristic	Symbol	Pin under test	SP1650 Test Limits (1)						TEST VOLTAGE (V)													
			-30°C		+25°C		+85°C		Unit	V _{IN} Max.	V _I Min.	V _{IH} Min.	V _{IA} Max.	V _{AI}	V _{IS}	V _{AS}	V _{AS}	V _{AS}	V _{AS}	V _{AS}	V _{CC} (3)	V _{EE} (3)
			Min.	Max.	Min.	Max.	Min.	Max.														
POWER SUPPLY	I _{CC}	7,10	-	-	-	25*	-	-	mAdc	-	4.13	-	6.12	-	-	-	-	-	-	7.10	8	15.11,16
	I _E	8	-	-	55*	-	-	-	mAdc	4.13	-	-	6.12	-	-	-	-	-	-	7.10	8	15.11,16
	I _{IN}	6	-	-	10	-	-	-	μAdc	4	13	-	12	-	-	-	-	-	-	7.10	8	15.11,16
	I _{INH}	6	-	-	7	-	-	-	μAdc	4	13	-	12	-	-	-	-	-	-	7.10	8	15.11,16
	I _{INL}	4	-	-	0.5	-	-	-	μAdc	4	13	-	6.12	-	-	-	-	-	-	7.10	8	15.11,16
Logic '1' output voltage	V _{OH}	2	-1.045	-0.975	-0.960	-0.810	-0.890	-0.700	Vdc	4.13	-	-	6.12	-	-	-	-	-	-	7.10	4.8	15.11,16
		2	-	-	-	-	-	-	Vdc	-	-	-	-	5.11	-	-	-	-	-	7.10	8	15.11,16
		2	-	-	-	-	-	-	Vdc	-	-	-	-	-	5.11	-	-	-	-	7.10	8	15.11,16
Logic '0' output voltage	V _{OL}	2	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	Vdc	4.13	-	-	-	-	6.12	-	-	-	-	7.10	8	15.11,16
		2	-	-	-	-	-	-	Vdc	-	-	-	-	-	-	5.11	-	-	-	7.10	8	15.11,16
		2	-	-	-	-	-	-	Vdc	-	-	-	-	-	-	-	5.11	-	-	7.10	8	15.11,16
Logic '0' threshold voltage	V _{OH}	1	-1.065	-	-0.980	-	-0.910	-	Vdc	-	13	4	6	-	-	-	-	-	-	7.10	8	15.11,16
	(2)	2	-	-	-	-	-	-	Vdc	-	-	-	-	-	-	-	-	-	-	7.10	8	15.11,16
	(3)	3	-	-	-	-	-	-	Vdc	-	-	-	-	-	-	-	-	-	-	7.10	8	15.11,16
Logic '1' threshold voltage	V _{OL}	1	-	-1.630	-	-1.600	-	-1.555	Vdc	-	13	4	6	-	-	-	-	-	-	7.10	8	15.11,16
	(2)	2	-	-	-	-	-	-	Vdc	-	-	-	-	-	-	-	-	-	-	7.10	8	15.11,16
	(3)	3	-	-	-	-	-	-	Vdc	-	-	-	-	-	-	-	-	-	-	7.10	8	15.11,16

- NOTES
- All data is for 1/2 SP1650 except data marked (*) which refers to the entire package.
 - These tests done in order indicated. See Figure 6.
 - Maximum Power Supply Voltages (beyond which device life may be impaired):
|V_{EE}| + |V_{CC}| < 12V dc.
 - At all temperatures, V_{A3} = +3.000V, V_{A4} = +2.980V, V_{A5} = -2.500V and V_{A6} = -2.480V.

Characteristic	Symbol	Pin under test	SP1650 Test Limits						TEST VOLTAGE (V)											
			-30°C		+25°C		+85°C		V _{in}	V _{R2}	V _{R3}	V _X	V _{XX}	V _{CC(1)}	V _{EE(1)}	P1	P2	P3	P4	
			Min.	Max.	Min.	Max.	Min.	Max.												Unit
SWITCHING TIMES Propagation delay (50% to 50%) V-input to output	t ₂₋₂	2	2.0	5.0	2.0	5.0	2.0	5.7	ns	5	-	-	4	1,11,16	7,10	8	6	-	-	-
	t ₂₋₂	2	→	→	→	→	→	→	→	-	5	-	→	→	→	→	-	6	-	-
	t ₂₋₃	2	→	→	→	→	→	→	→	-	5	-	→	→	→	→	-	6	-	-
	t ₃₋₃	3	→	→	→	→	→	→	→	-	5	-	→	→	→	→	-	6	-	-
	t ₃₋₃	3	→	→	→	→	→	→	→	-	5	-	→	→	→	→	-	6	-	-
	t ₃₋₃	3	→	→	→	→	→	→	→	-	5	-	→	→	→	→	-	6	-	-
Clock to output (2)	t ₄₋₂	2	2.0	4.7	2.0	4.7	2.0	5.2	ns	5	-	-	→	→	→	→	6	-	-	4
	t ₄₋₂	2	→	→	→	→	→	→	→	-	6	-	→	→	→	→	-	5	-	-
	t ₄₋₃	3	→	→	→	→	→	→	→	-	6	-	→	→	→	→	-	5	-	-
Clock enable time (3)	t _{3enp}	6	-	-	2.5	-	-	-	ns	5	-	-	-	-	-	-	8	-	-	4
	t _{3enp}	6	-	-	1.5	-	-	-	ns	5	-	-	-	-	-	-	8	-	-	4
Rise time (10% to 90%)	t _r	2	1.0	3.5	1.0	3.5	1.0	3.8	ns	5	-	-	→	→	→	→	6	-	-	4
	t _r	3	1.0	3.5	1.0	3.5	1.0	3.8	ns	5	-	-	→	→	→	→	6	-	-	4
	t _r	2	1.0	3.0	1.0	3.0	1.0	3.3	ns	5	-	-	→	→	→	→	6	-	-	4
Fall time (10% to 90%)	t _f	3	1.0	3.0	1.0	3.0	1.0	3.3	ns	5	-	-	→	→	→	→	6	-	-	4
	t _f	3	1.0	3.0	1.0	3.0	1.0	3.3	ns	5	-	-	→	→	→	→	6	-	-	4

See Figure 4


TEST VOLTAGE APPLIED TO PINS LISTED BELOW

NOTES AND MAXIMUM RATINGS

- Maximum power supply voltages (beyond which device life may be impaired):
|V_{CC}| + |V_{EE}| = 12VDC
- Unused clock inputs may be tied to ground.
- See Fig. 10.
- At all temperatures, V_{R2} = + 4.9000V and V_{R3} = - 0.400V.
- Storage temperature: -65°C to +150°C
- Operating junction temperature < 175°C

Thermal characteristics

$\theta_{JA} = 110^\circ \text{ C/W}$
 $\theta_{JC} = 33^\circ \text{ C/W}$



50-ohm termination to ground located in each scope channel input.

All input and output cables to the scope are equal lengths of 50-ohm coaxial cable.


†Refer to Fig.4 for input pulse definitions.

*Complement of output under test should always be loaded with 50-ohms to ground.

Fig.3 Switching time test circuit at +25°C

The pulse levels shown are used to check ac parameters over the full common-mode range.

V - INPUT TO OUTPUT



Test Pulses:
 $t_+, t_- = 1.5 \pm 0.2\text{ns}$ (10% to 90%)
 $f = 5.0\text{MHz}$
 50% DUTY CYCLE
 V_{IH} IS APPLIED TO \bar{C} DURING TESTS

TEST PULSE LEVELS

	Pulse 1	Pulse 2	Pulse 3
V_{IH}	+2.100V	+5.000V	-0.300V
V_R	+2.000V	+4.900V	-0.400V
V_{IL}	+1.900V	+4.800V	-0.500V







Fig.4 Switching and propagation waveforms @ 25°C



**POSITIVE PULSE DIAGRAM
POSITIVE
OVERDRIVE**




**NEGATIVE PULSE DIAGRAM
NEGATIVE
OVERDRIVE**



**INPUT SWITCH TIME IS CONSTANT
AT 1.5ns (10% TO 90%).**

PROPAGATION DELAY VERSUS PULSE AMPLITUDE



PROPAGATION DELAY VERSUS OVERDRIVE




Fig.5 Propagation delay (t_{pd}) v. input pulse amplitude and constant overdrive




Fig.6 Logic threshold tests (waveform sequence diagram)




Fig.7 Transfer characteristics (Q v. V_{in})




Fig.8 Output voltage swing v. frequency






Fig.9 Input current v. input voltage



50-ohm termination to ground located in each scope channel input.

All input and output cables to the scope are equal lengths of 50-ohm coaxial cable.

ANALOG SIGNAL POSITIVE AND NEGATIVE SLEW CASE



- Clock enable time = minimum time between analog and clock signal such that output switches, and t_{pd} (analog to Q) is not degraded by more than 200ps.
- - - Clock aperture time = time difference between clock enable time and time that output does not switch and V is less than 150mV.

Fig.10 Clock enable and aperture time test circuit and waveforms @ 25°C