

# P54/74FCT299T/AT/CT

## 8-INPUT UNIVERSAL SHIFT REGISTER



### FEATURES

- Function, Pinout and Drive Compatible with the FCT and F Logic
- FCT-C speed at 6.5ns max. (Com'I)  
FCT-A speed at 7.2ns max. (Com'I)
- Reduced  $V_{OH}$  (typically = 3.3V) versions of Equivalent FCT functions
- Edge-rate Control Circuitry for Significantly Improved Noise Characteristics
- ESD protection exceeds 2000V
- Power-off disable feature
- Matched Rise and Fall times
- Fully Compatible with TTL Input and Output Logic Levels
- 64 mA Sink Current (Com'I), 32 mA (Mil)  
15 mA Source Current (Com'I), 12 mA (Mil)
- Manufactured in 0.7 micron PACE Technology™



### DESCRIPTION

The 'FCT299T are 8-input universal shift/storage registers with 3-state outputs. Four modes of operation are possible: hold(store), shift left, shift right, and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops  $Q_0-Q_7$  to allow easy serial cascading. A separate active LOW Master Reset is used to reset the register.


which is Performance Advanced CMOS Engineered to use 0.7 micron effective channel lengths giving 400 picoseconds loaded\* internal gate delays. PACE Technology includes two-level metal and epitaxial substrates. In addition to very high performance and very high density, the technology features latch-up protection, single event upset protection, and is supported by a Class 1 environment volume production facility.

The 'FCT299T is manufactured using PACE Technology™

\*For a fan-in/fan-out of 4, at 85°C junction temperature and 5.0V.




### FUNCTIONAL BLOCK DIAGRAM



7

## PIN CONFIGURATIONS



## PIN DESCRIPTION

Name	Description
CP	Clock Pulse Input (Active Edge Rising)
DS <sub>0</sub>	Serial Data Input for Right Shift
DS <sub>7</sub>	Serial Data Input for Left Shift
S <sub>0</sub> , S <sub>7</sub>	Mode Select Inputs
$\overline{MR}$	Asynchronous Master Reset Input (Active LOW)
$\overline{OE}_1, \overline{OE}_2$	3-State Output Enable Inputs (Active LOW)
I/O <sub>0</sub> -I/O <sub>7</sub>	Parallel Data Inputs or 3-State Parallel Outputs
Q <sub>0</sub> , Q <sub>7</sub>	Serial Outputs

1731 Tbl 01

## TRUTH TABLE

Inputs				Function
$\overline{MR}$	S <sub>1</sub>	S <sub>0</sub>	CP	
L	X	X	X	Asynchronous Reset Q <sub>0</sub> -Q <sub>7</sub> = LOW
H	H	H		Parallel Load: I/O → Q <sub>n</sub> → Q <sub>n</sub>
H	L	H		Shift right: DS <sub>0</sub> → Q <sub>0</sub> , Q <sub>0</sub> → Q <sub>1</sub> , etc.
H	H	L		Shift Left: DS <sub>7</sub> → Q <sub>7</sub> , Q <sub>7</sub> → Q <sub>6</sub> , etc.
H	L	L	X	Hold

1731 Tbl 02

H = HIGH Voltage Level,  
L = LOW Voltage Level  
X = Don't Care

**ABSOLUTE MAXIMUM RATINGS<sup>1,2</sup>**

Symbol	Parameter	Value	Unit
$T_{STG}$	Storage Temperature	-65 to +150	°C
$T_A$	Ambient Temperature Under Bias	-65 to +135	°C
$V_{CC}$	$V_{CC}$ Potential to Ground	-0.5 to +7.0	V
$P_T$	Power Dissipation	0.5	W

1731 Tbl 03

**Notes:**

1. Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

Symbol	Parameter	Value	Unit
$I_{OUTPUT}$	Current Applied to Output	120	mA
$V_{IN}$	Input Voltage	-0.5 to +7.0	V
$V_{OUT}$	Voltage Applied to Output	-0.5 to +7.0	V

1731 Tbl 04

2. Unused inputs must always be connected to an appropriate logic voltage level, preferably either  $V_{CC}$  or ground.

**RECOMMENDED OPERATING CONDITIONS**

Free Air Ambient Temperature	Min	Max
Military	-55°C	+125°C
Commercial	0°C	+70°C

1731 Tbl 05

Supply Voltage ( $V_{CC}$ )	Min	Max
Military	+4.5V	+5.5V
Commercial	+4.75V	+5.25V

1731 Tbl 06

**DC ELECTRICAL CHARACTERISTICS** (Over recommended operating conditions)

Symbol	Parameter	Min	Typ <sup>1</sup>	Max	Units	$V_{CC}$	Conditions	
$V_{IH}$	Input HIGH Voltage	2.0			V			
$V_{IL}$	Input LOW Voltage			0.8	V			
$V_H$	Hysteresis		0.2		V		All inputs	
$V_{IK}$	Input Clamp Diode Voltage		-0.7	-1.2	V	MIN	$I_{IN} = -18mA$	
$V_{OH}$	Output HIGH Voltage	Military	2.4	3.3	V	MIN	$I_{OH} = -12mA$	
		Commercial	2.4	3.3	V	MIN	$I_{OH} = -15mA$	
$V_{OL}$	Output LOW Voltage	Military		0.3	V	MIN	$I_{OL} = 32mA$	
		Commercial		0.3	0.5	V	MIN	$I_{OL} = 48mA$
		Commercial		0.3	0.5	V	MIN	$I_{OL} = 64mA$
$I_I$	Input HIGH Current			20	μA	MAX	$V_{IN} = V_{CC}$	
$I_{IH}$	Input HIGH Current			5	μA	MAX	$V_{IN} = 2.7V$	
$I_{IL}$	Input LOW Current			-5	μA	MAX	$V_{IN} = 0.5V$	
$I_{OZH}$	Off State $I_{OUT}$ HIGH-Level Output Current			10	μA	MAX	$V_{OUT} = 2.7V$	
$I_{OZL}$	Off State $I_{OUT}$ LOW-Level Output Current			-10	μA	MAX	$V_{OUT} = 0.5V$	
$I_{OS}$	Output Short Circuit Current <sup>2</sup>	-60	-120	-225	mA	MAX	$V_{OUT} = 0.0V$	
$I_{OFF}$	Power-off Disable			100	μA	0V	$V_{OUT} = 4.5V$	
$C_{IN}$	Input Capacitance <sup>3</sup>		5	10	pF	MAX	All inputs	
$C_{OUT}$	Output Capacitance <sup>3</sup>		9	12	pF	MAX	All outputs	
$I_{CC}$	Quiescent Power Supply Current		0.2	1.5	mA	MAX	$V_{IN} \leq 0.2V$ , $V_{IN} \geq V_{CC} - 0.2V$	

1731 Tbl 07

**Notes:**

- Typical limits are at  $V_{CC} = 5.0V$ ,  $T_A = +25^\circ C$  ambient.
- Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect

operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests,  $I_{OS}$  tests should be performed last.

- This parameter is guaranteed but not tested.

## DC CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ <sup>1</sup>	Max	Units	Conditions
$\Delta I_{CC}$	Quiescent Power Supply Current (TTL inputs)	0.5	2.0	mA	$V_{CC} = \text{MAX}$ , $V_{IN} = 3.4V^2$ , $f_1 = 0$ , Outputs Open
$I_{CCD}$	Dynamic Power Supply Current <sup>3</sup>	0.15	0.25	mA/ MHz	$V_{CC} = \text{MAX}$ , One Bit Toggling, 50% Duty Cycle, Outputs Open, $\overline{OE}_1 = \overline{OE}_2 = \text{GND}$ , $MR = V_{CC}$ , $S_0 = S_1 = V_{CC}$ , $DS_0 = DS_7 = \text{GND}$ , $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
$I_c$	Total Power Supply Current <sup>5</sup>	1.7	4.0	mA	$V_{CC} = \text{MAX}$ , $f_0 = 10\text{MHz}$ , 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1 = 5\text{MHz}$ , $\overline{OE}_1 = \overline{OE}_2 = \text{GND}$ , $MR = V_{CC}$ , $S_0 = S_1 = V_{CC}$ , $DS_0 = DS_7 = \text{GND}$ , $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
		2.2	6.0	mA	$V_{CC} = \text{MAX}$ , $f_0 = 10\text{MHz}$ , 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1 = 5\text{MHz}$ , $\overline{OE}_1 = \overline{OE}_2 = \text{GND}$ , $MR = V_{CC}$ , $S_0 = S_1 = V_{CC}$ , $DS_0 = DS_7 = \text{GND}$ , $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$
		4.0	7.8 <sup>4</sup>	mA	$V_{CC} = \text{MAX}$ , $f_0 = 10\text{MHz}$ , 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1 = 2.5\text{MHz}$ , $\overline{OE}_1 = \overline{OE}_2 = \text{GND}$ , $MR = V_{CC}$ , $S_0 = S_1 = V_{CC}$ , $DS_0 = DS_7 = \text{GND}$ , $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
		6.2	16.8 <sup>4</sup>	mA	$V_{CC} = \text{MAX}$ , $f_0 = 10\text{MHz}$ , 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1 = 2.5\text{MHz}$ , $\overline{OE}_1 = \overline{OE}_2 = \text{GND}$ , $MR = V_{CC}$ , $S_0 = S_1 = V_{CC}$ , $DS_0 = DS_7 = \text{GND}$ , $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$

1731 Tbl 08

**Notes:**

- Typical values are at  $V_{CC} = 5.0V$ ,  $+25^\circ\text{C}$  ambient.
- Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.
- $$I_c = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$$

$$I_c = I_{CC} + \Delta I_{CC} \cdot D_H \cdot N_I + I_{CCD} (f_1/2 + f_1 N_I)$$

$$I_{CC} = \text{Quiescent Current with CMOS input levels}$$

$\Delta I_{CC}$  = Power Supply Current for a TTL High Input ( $V_{IN} = 3.4V$ )  
 $D_H$  = Duty Cycle for TTL Inputs High  
 $N_I$  = Number of TTL Inputs at  $D_H$   
 $I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
 $f_0$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
 $f_1$  = Input Frequency  
 $N_I$  = Number of Inputs at  $f_1$   
 All currents are in milliamps and all frequencies are in megahertz.

## AC CHARACTERISTICS

Symbol	Parameter	'FCT299T				'FCT299AT				'FCT299CT				Units	Fig. No.
		MIL		COM'L		MIL		COM'L		MIL		COM'L			
		Min.¹	Max.	Min.¹	Max.	Min.¹	Max.	Min.¹	Max.	Min.¹	Max.	Min.¹	Max.		
$t_{PLH}$ $t_{PHL}$	Propagation Delay CP to $Q_0$ or $Q_7$	2.0	14.0	2.0	10.0	2.0	9.5	2.0	7.2	2.0	7.5	2.0	6.5	ns	1, 5
$t_{PLH}$ $t_{PHL}$	Propagation Delay CP to $I/O_n$	2.0	12.0	2.0	12.0	2.0	9.5	2.0	7.2	2.0	7.5	2.0	6.5	ns	1, 5
$t_{PHL}$	Propagation Delay MR to $Q_0$ or $Q_7$	2.0	10.5	2.0	10.0	2.0	9.5	2.0	7.2	2.0	7.5	2.0	6.5	ns	1, 5
$t_{PHL}$	Propagation Delay MR to $I/O_n$	2.0	15.0	2.0	15.0	2.0	11.5	2.0	8.7	2.0	7.5	2.0	6.5	ns	1, 5
$t_{PZH}$ $t_{PZL}$	Output Enable Time OE to $I/O_n$	1.5	15.0	1.5	11.0	1.5	7.5	1.5	6.5	1.5	7.5	1.5	6.5	ns	1, 7, 8
$t_{PHZ}$ $t_{PLZ}$	Output Disable Time OE to $I/O_n$	1.5	9.0	1.5	7.0	1.5	6.5	1.5	6.0	1.5	6.5	1.5	6.0	ns	1, 7, 8

1731 Tbl 09

## Note:

- AC Characteristics guaranteed with  $C_L = 50\text{pF}$  as shown in Figure 1.

## AC OPERATING REQUIREMENTS

Symbol	Parameter	'FCT299T				'FCT299AT				'FCT299CT				Units	Fig. No.
		MIL		COM'L		MIL		COM'L		MIL		COM'L			
		Min.¹	Max.	Min.¹	Max.	Min.¹	Max.	Min.¹	Max.	Min.¹	Max.	Min.¹	Max.		
$t_s(H)$ $t_s(L)$	Setup Time HIGH or LOW $S_0$ or $S_1$ to CP	7.5	—	7.5	—	4.0	—	3.5	—	4.0	—	3.5	—	ns	4
$t_h(H)$ $t_h(L)$	Hold Time HIGH or LOW $S_0$ or $S_1$ to CP	1.0	—	1.0	—	1.0	—	1.0	—	1.0	—	1.0	—	ns	4
$t_s(H)$ $t_s(L)$	Set-up Time HIGH or LOW $I/O_n$ $DS_0$ or $DS_7$ to CP	5.5	—	5.5	—	4.5	—	4.0	—	4.5	—	4.0	—	ns	4
$t_h(H)$ $t_h(L)$	Hold Time HIGH or LOW $I/O_n$ $DS_0$ or $DS_7$ to CP	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	ns	4
$t_w(H)$ $t_w(L)$	CP Pulse Width HIGH or LOW	7.0	—	7.0	—	6.0	—	5.0	—	6.0	—	5.0	—	ns	5
$t_w(H)$	MR Pulse Width LOW	7.0	—	7.0	—	6.0	—	5.0	—	6.0	—	5.0	—	ns	6
$t_{rec}$	Recovery Time MR to CP	7.0	—	7.0	—	6.0	—	5.0	—	6.0	—	5.0	—	ns	6

1731 Tbl 10

## Note:

- Minimum limits are guaranteed but not tested on Propagation Delays.

### ORDERING INFORMATION

<u>PxxFCT</u> Temp. Class	<u>xxxx</u> Device type	<u>x</u> Package	<u>x</u> Processing	
				Blank Commercial
				M Military Temperature
				B MIL-STD-883, Class B
				P Plastic DIP
				D CERDIP
				SO Small Outline IC
				L Leadless Chip Carrier
				299T 8-Input Universal Shift Register
				299AT Fast 8-Input Universal Shift Register
				299CT Ultra Fast 8-Input Universal Shift Register
				74 Commercial
				54 Military

1731 03