

DESCRIPTION

This family is a 16M bit dynamic RAM organized 4,194,304 x 4-bit configuration with Extended Data Out mode CMOS DRAMs. Extended Data Out mode offers high speed random access of memory cells within the same row. The circuit and process design allow this device to achieve high performance and low power dissipation. Optional features are access time(50,60 or 70ns) and refresh cycle(2K Ref. or 4K Ref.) and package type(SOJ or TSOP-II) and power consumption(Normal or Low power with self refresh). Hyundai's advanced circuit design and process technology allow this device to achieve high bandwidth, low power consumption and high reliability.

ORDERING INFORMATION

Part Number	Ref.	Power	Pkg.
HY5117404BJ	2K		SOJ
HY5117404BSLJ	2K	SL-part	SOJ
HY5117404BT	2K		TSOP-II
HY5117404BSLT	2K	SL-part	TSOP-II
HY5116404BJ	4K		SOJ
HY5116404BSLJ	4K	SL-part	SOJ
HY5116404BT	4K		TSOP-II
HY5116404BSLT	4K	SL-part	TSOP-II

* Reverse TSOP-II packages are also available

FEATURES

- Part Number Information
 - HY5117404B: 2K Ref.
 - HY5116404B: 4K Ref.

- Max. Active Power Dissipation

Speed	2K	4K
50	798 mW	605 mW
60	660 mW	495 mW
70	550 mW	440 mW

- Fast access time and cycle time

Speed	tRAC	tCAC	tHPC
50ns	50ns	13ns	20ns
60ns	60ns	15ns	25ns
70ns	70ns	18ns	30ns


- Extended Data Out Operation
- Single power supply of 5.0V ± 10%
- Read-Modify-Write Capability
- Early Write or Output Enable controlled write
- TTL compatible inputs and outputs
- /CAS-before-/RAS, /RAS-only, Hidden and Self Refresh Capability
- Refresh cycles

Part No.	Ref.	Normal	SL-part
HY5117404B	2K	32ms	256ms
HY5116404B	4K	64ms	


- JEDEC standard pinout

24/26-pin Plastic SOJ (300 mil)
24/26-pin Plastic TSOP-II (300mil)


BLOCK DIAGRAM



PIN CONFIGURATION (Marking Side)



24/26-pin Plastic SOJ (300mil)



24/26-pin Plastic TSOP-II (300mil)

*(N.C) : For 2K Refresh product

PIN DESCRIPTION

/RAS	Row Address Strobe
/CAS	Column Address Strobe
/WE	Write Enable
/OE	Output Enable
A0-A11	Address Inputs (4K Product)
A0-A10	Address Inputs (2K Product)
DQ0-DQ3	Data Input/Output
Vcc	Power (+5.0V)
Vss	Ground
NC	No Connection

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
TA	Ambient Temperature	0 to 70	°C
TSTG	Storage Temperature	-55 to 150	°C
VIN, VOUT	Voltage on Any Pin relative to Vss	-1.0 to 7.0	V
Vcc	Voltage on Vcc relative to Vss	-1.0 to 7.0	V
Ios	Short Circuit Output Current	50	mA
Pd	Power Dissipation	1.0	W
TSOLDER	Soldering Temperature · Time	260 · 10	°C · sec

Note: Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(TA=0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
Vcc	Power Supply Voltage	4.5	5.0	5.5	V
VIH	Input High Voltage	2.4	-	Vcc+1.0	V
VIL	Input Low Voltage	-1.0	-	0.8	V

Note: All voltages are referenced to Vss.

16M

DC CHARACTERISTICS

(T_a=0°C to 70°C, V_{cc}=5.0V ± 10% and V_{ss}=0V, unless otherwise noted.)

Symbol	Parameter	Test Condition	Speed/ Power	Max. Current		UNIT
				2K Ref	4K Ref	
I _{cc1}	Operating Current	/RAS and /CAS cycling t _{RC} =t _{RC} (min.)	50	145	110	mA
			60	120	90	
			70	100	80	
I _{cc2}	TTL Standby Current	/RAS=/CAS ≥ V _{IH} other inputs ≥ V _{ss}	SL-part	2 1	2 1	mA
I _{cc3}	/RAS-only Refresh Current	/CAS=V _{IH} , /RAS cycling t _{RC} =t _{RC} (min.)	50	145	110	mA
			60	120	90	
			70	100	80	
I _{cc4}	EDO Mode Current	/RAS=V _{IL} , /CAS, Address cycling t _{HPC} =t _{HPC} (min.)	50	120	90	mA
			60	100	80	
			70	80	70	
I _{cc5}	CMOS Standby Current	/RAS = /CAS ≥ V _{cc} -0.2V	SL-part	1 300	1 300	mA μA
I _{cc6}	/CAS-before- /RAS Refresh Current	/RAS and /CAS cycling t _{RC} =t _{RC} (min.)	50	145	110	mA
			60	120	90	
			70	100	80	
I _{cc7}	Battery Back-up Current (SL-part)	t _{RC} =125 μs(2K Ref), 62.5 μs(4K Ref) /CAS = CBR cycling or 0.2V /OE & /WE=V _{cc} - 0.2V Address =V _{cc} -0.2V or 0.2V DQ0-DQ3 =V _{cc} -0.2V, 0.2V or open	t _{RAS} ≤ 300ns	300	300	μA
			t _{RAS} ≤ 1 μs	500	500	μA
I _{cc8}	Self Refresh Current (SL-part)	/RAS & /CAS = 0.2V Other pins are same as I _{cc7}		300	300	μA

Symbol	Parameter	Test condition	Min.	Max.	UNIT
I _I	Input Leakage current (Any Input Pin)	V _{ss} ≤ V _{IN} ≤ V _{cc} + 1.0 All other pins not under test=V _{ss}	-10	10	μA
I _{LO}	Output Leakage current (Any Input Pin)	V _{ss} ≤ V _{OUT} ≤ V _{cc} /RAS & /CAS at V _{IH}	-10	10	μA
V _{OL}	Output Low Voltage	I _{OL} = 4.2mA	-	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -5.0mA	2.4	-	V

NOTE

- I_{cc1}, I_{cc3}, I_{cc4} and I_{cc6} depend on output loading and cycle rates(t_{RC} and t_{HPC}).
- Specified values are obtained with outputs unloaded.
- I_{cc} is specified as an average current. In I_{cc1}, I_{cc3}, I_{cc6}, address can be changed only once while /RAS=V_{IL}. In I_{cc4}, address can be changed maximum once while /CAS=V_{IH} within one EDO mode cycle time t_{HPC}.
- Only /RAS(max.) = 1 μs is applied to refresh of battery backup but t_{RAS}(max.) = 10 μs is to applied to normal functional operation.
- I_{cc5}(max.) = 300 μA, I_{cc7} and I_{cc8} are applied to SL-part only.

AC CHARACTERISTICS

(T_A=0°C to 70°C, V_{cc}=5.0V ± 10% and V_{ss}=0V, unless otherwise noted.)

#	SYMBOL	PARAMETER	HY5117404B / HY5116404B						UNIT	NOTE
			-50		-60		-70			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	t _{RC}	Random Read or Write Cycle Time	84	-	104	-	124	-	ns	
2	t _{RWC}	Read-Modify-Write Cycle Time	113	-	137	-	160	-	ns	
3	t _{HPC}	EDO Mode Cycle Time	20	-	25	-	30	-	ns	2
4	t _{HPRWC}	EDO Mode Read-Modify-Write Cycle Time	61	-	70	-	78	-	ns	2
5	t _{RAC}	Access Time from /RAS	-	50	-	60	-	70	ns	5,6,7
6	t _{CAC}	Access Time from /CAS	-	13	-	15	-	18	ns	5,6
7	t _{AA}	Access Time from Column Address	-	25	-	30	-	35	ns	5,7
8	t _{CPA}	Access Time from Column Precharge	-	30	-	35	-	40	ns	5
9	t _{CLZ}	/CAS to Output Low Impedance	3	-	3	-	3	-	ns	5
10	t _{CEZ}	Out Buffer Turn-Off Delay Time /CAS	3	13	3	15	3	18	ns	8
11	t _T	Transition Time (Rise and Fall)	2	50	2	50	2	50	ns	3
12	t _{RP}	/RAS Precharge Time	30	-	40	-	50	-	ns	
13	t _{RAS}	/RAS Pulse Width	50	10K	60	10K	70	10K	ns	
14	t _{RASP}	/RAS Pulse Width (EDO Mode)	50	200K	60	200K	70	200K	ns	
15	t _{RSH}	/RAS Hold Time	13	-	15	-	18	-	ns	
16	t _{CSH}	/CAS Hold Time	40	-	45	-	50	-	ns	
17	t _{CAS}	/CAS Pulse Width	8	10K	11	10K	14	10K	ns	
18	t _{RCD}	/RAS to /CAS Delay Time	18	37	20	45	20	52	ns	6
19	t _{RAD}	/RAS to Column Address Delay Time	10	25	15	30	15	35	ns	7
20	t _{CRP}	/CAS to /RAS Precharge Time	5	-	5	-	5	-	ns	11
21	t _{CP}	/CAS Precharge Time	8	-	10	-	12	-	ns	
22	t _{ASR}	Row Address Set-up Time	0	-	0	-	0	-	ns	
23	t _{RAH}	Row Address Hold Time	8	-	10	-	10	-	ns	
24	t _{ASC}	Column Address Set-up Time	0	-	0	-	0	-	ns	
25	t _{CAH}	Column Address Hold Time	10	-	10	-	10	-	ns	
26	t _{RAL}	Column Address to /RAS Lead Time	25	-	30	-	35	-	ns	
27	t _{RCS}	Read Command Set-up Time	0	-	0	-	0	-	ns	
28	t _{RCH}	Read Command Hold Time Referenced to /CAS	0	-	0	-	0	-	ns	9
29	t _{RRH}	Read Command Hold Time Referenced to /RAS	0	-	0	-	0	-	ns	9
30	t _{WCH}	Write Command Hold Time	8	-	10	-	10	-	ns	
31	t _{WP}	Write Command Pulse Width	8	-	10	-	10	-	ns	
32	t _{RWL}	Write Command to /RAS Lead Time	10	-	12	-	12	-	ns	
33	t _{CWL}	Write Command to /CAS Lead Time	10	-	12	-	12	-	ns	
34	t _{DS}	Data-In Set-up Time	0	-	0	-	0	-	ns	10
35	t _{DH}	Data-In Hold Time	10	-	10	-	10	-	ns	10

16M

AC CHARACTERISTICS

(Continued)

#	SYMBOL	PARAMETER	HY5117404B / HY5116404B						UNIT	NOTE
			-50		-60		-70			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
35	tREF	Refresh Period (2048 cycles)	32	-	32	-	32	-	ms	
		Refresh Period (4096 cycles)	64	-	64	-	64	-	ms	
		Refresh Period (SL-part)	256	-	256	-	256	-	ms	
37	tWCS	Write Command Set-up Time	0	-	0	-	0	-	ns	11
38	tCWD	/CAS to /WE Delay Time	30	-	34	-	40	-	ns	11
39	tRWD	/RAS to /WE Delay Time	67	-	79	-	92	-	ns	11
40	tAWD	Column Address to /WE Delay Time	42	-	49	-	57	-	ns	11
41	tCSR	/CAS Set-up Time (CBR Cycle)	5	-	5	-	5	-	ns	
42	tCHR	/CAS Hold Time (CBR Cycle)	10	-	10	-	10	-	ns	
43	tRPC	/RAS to /CAS Precharge Time	5	-	5	-	5	-	ns	
44	tCPT	/CAS Precharge Time (CBR Counter Test)	15	-	20	-	25	-	ns	
45	tROH	/RAS Hold Time Reference to /OE	10	-	10	-	10	-	ns	
46	tOEA	/OE Access Time	-	13	-	15	-	18	ns	
47	tOED	/OE to Data Delay Time	13	-	15	-	18	-	ns	
48	tOEZ	Output Buffer Turn Off Delay Time from /OE	3	13	3	15	3	18	ns	8
49	tOEH	/OE Command Hold Time	13	-	15	-	18	-	ns	
50	tCPWD	/WE Delay Time from /CAS Precharge	47	-	54	-	62	-	ns	11
51	tRf:CP	/RAS Hold Time from /CAS Precharge	30	-	35	-	40	-	ns	
52	tWRP	/WE to /RAS Precharge Time (CBR cycle)	10	-	10	-	10	-	ns	
53	tWRH	/WE to /RAS Hold Time (CBR cycle)	10	-	10	-	10	-	ns	
54	tRASS	/RAS Pulse Width (Self Refresh)	100	-	100	-	100	-	μs	
55	tRPS	/RAS Precharge Time (Self Refresh)	90	-	110	-	130	-	ns	
56	tCHS	/CAS Hold Time (Self Refresh)	-50	-	-50	-	-50	-	ns	
57	tDOH	Output Data Hold Time	5	-	5	-	5	-	ns	
58	tREZ	Output Buffer Turn Off Delay from /RAS	3	13	3	15	3	18	ns	
59	tWEZ	Output Buffer Turn Off Delay from /WE	3	13	3	15	3	18	ns	
60	tWED	/WE to Data Delay Time	13	-	15	-	18	-	ns	
61	tOEP	/OE Precharge Time	5	-	5	-	5	-	ns	
62	tWPE	/WE Pulse Width (EDO cycle)	5	-	5	-	5	-	ns	
63	tOCH	/OE to /CAS Hold Time	5	-	5	-	5	-	ns	
64	tCHO	/CAS Hold Time to /OE	5	-	5	-	5	-	ns	

TEST MODE

#	SYMBOL	PARAMETER	HY5117404B / HY5116404B						UNIT	NOTE
			-50		-60		-70			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	tRC	Random Read or Write Cycle Time	89	-	109	-	129	-	ns	
2	tRWC	Read-Modify-Write Cycle Time	118	-	142	-	165	-	ns	
3	tHPC	EDO Mode Cycle Time	25	-	30	-	35	-	ns	2
4	tHPRWC	EDO Mode Read-Modify-Write Cycle Time	66	-	75	-	83	-	ns	2
5	tRAC	Access Time from /RAS	-	55	-	65	-	75	ns	5,6,7
6	tCAC	Access Time from /CAS	-	18	-	20	-	23	ns	5,6
7	tAA	Access Time from Column Address	-	30	-	35	-	40	ns	5,7
8	tCPA	Access Time from Column Precharge	-	35	-	40	-	45	ns	5
13	tRAS	/RAS Pulse Width	55	10K	65	10K	75	10K	ns	
14	tRASP	/RAS Pulse Width (EDO Mode)	55	200K	65	200K	75	200K	ns	
15	tRSH	/RAS Hold Time	18	-	20	-	23	-	ns	
16	tCSH	/CAS Hold Time	45	-	50	-	55	-	ns	
17	tCAS	/CAS Pulse Width	13	10K	16	10K	19	10K	ns	
26	tRAC	Column Address to /RAS Lead Time	30	-	35	-	40	-	ns	
38	tCWD	/CAS to /WE Delay Time	35	-	39	-	45	-	ns	11
39	tRWD	/RAS to /WE Delay Time	72	-	84	-	97	-	ns	11
40	tAWD	Column Address to /WE Delay Time	47	-	54	-	62	-	ns	11
46	tOEA	/OE Access Time	-	18	-	20	-	23	ns	
47	tOED	/OE to Data Delay Time	18	-	20	-	23	-	ns	
49	tOEH	/OE Command Hold Time	18	-	20	-	23	-	ns	
52	tCPWD	/WE Delay Time from /CAS Precharge	52	-	59	-	67	-	ns	11

16M

In Test Mode, data are written into 16 sectors (Each is composed of 1M bits) in parallel and retrieved the same way. Column address A0 and A1 are not used. If, upon reading, 4-bit data from 4 sectors connected to one DQ pin are equal (all '1's or '0's), the DQ pin indicates a '1'. If they are not equal, the DQ pin indicates a '0'. The 4M x 4 DRAM can be tested in the same way as a 1M x 4 DRAM is tested.

/WE (when in /CAS-before-/RAS cycle) puts the 4Mx4 DRAM into Test Mode and a /CAS-before-/RAS or a /RAS-only refresh cycle put it back into Normal Mode. /WE (when in /CAS-before-/RAS cycle) shall be used for the refresh operation in the test mode. The Test Mode function reduces test time(1/4 in case of N test pattern).

NOTE

- 1 An initial pause of 200 μ s is required after power-up followed by 8 /RAS only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CBR refresh cycles instead of 8 /RAS only refresh cycles are required.
- 2 $t_{ASC} \geq t_{CP}(min.)$, assume $t_T=2ns$
- 3 $V_{IH}(min.)$ and $V_{IL}(max.)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(min.)$ and $V_{IL}(max.)$
- 4 The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($T_A = 0$ to 70 C.) is assured.
- 5 Measured at $V_{OH}=2.0V$ and $V_{OL}=0.8V$ with a load equivalent to 2 TTL loads and 100pF.
- 6 Operation within the $t_{RCD}(max.)$ limit insures that $t_{RAC}(max.)$ can be met. $t_{RCD}(max.)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(max.)$ limit, then access time is controlled by t_{CAC}
- 7 Operation within the $t_{RCD}(max.)$ limit insures that $t_{RAC}(max.)$ can be met. $t_{RAD}(max.)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(max.)$ limit, then access time is controlled by t_{AA}
- 8 $t_{CEZ}(max.)$, $t_{OEZ}(max.)$, $t_{REZ}(max.)$ and $t_{WEZ}(max.)$ define the time at which the output achieves the open circuit condition and is not referred to output voltage levels.
- 9 Either t_{RCH} or t_{RRH} must be satisfied for a read cycle..
10. These parameters are referred to /CAS leading edge in early write cycles and to /WE leading edge in Read-Modify-Write cycles.
11. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(min.)$, the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle. If $t_{CWD} \geq t_{CWD}(min.)$, $t_{RWD} > t_{RWD}(min.)$ and $t_{CPWD} > t_{CPWD}(min.)$, then the cycle is a Read-Modify-Write cycle and data out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
12. If /RZ goes to high before /CAS high going, the open circuit condition of the output is achieved by /CAS high going. If /CAS goes to high before /RAS high going, the open circuit condition of the output is achieved by /RAS high going.

CAPACITANCE

($T_A=25$ C, $V_{cc}=5.0V \pm 10\%$, $V_{ss}=0V$ and $f = 1MHz$, unless otherwise noted.)

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
CIN1	Input Capacitance (A0 - A11)	-	5	pF
CIN2	Input Capacitance (/RAS, /CAS, /WE, /OE)	-	7	pF
CDQ	Data Input /Output Capacitance (DQ0 - DQ3)	-	7	pF