

HS-C²MOS™ INTEGRATED CIRCUITS

046621

M54HC670


M74HC670

PRELIMINARY DATA

4 WORD X 4 BIT REGISTER FILE (3-STATE)

DESCRIPTION

The M54/74HC670 is a high speed CMOS 4 WORD X 4 BIT REGISTER FILE (3-STATE) fabricated in silicon gate C²MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. The M54HC/74HC670 is a 4 x 4 Register File organized as four words by four bits. Separate read and write inputs, both address and enable, allow simultaneous read and write operation. The 3-state outputs make it possible to connect up to 128 outputs to increase the word capacity up to 512 words. Any number of these devices can be operated in parallel to generate an n-bit length. All inputs are equipped with protection circuits against static discharge or transient excess voltage.




B1 Plastic Package **F1** Ceramic Package **C1** Chip Carrier

ORDERING NUMBERS: M54HC670 F1
M74HC670 B1
M74HC670 F1
M74HC670 C1


FEATURES

- High Speed
 $t_{PD} = 17 \text{ ns (Typ)}$ at $V_{CC} = 5V$
- Low Power Dissipation
 $I_{CC} = 4 \mu A \text{ (Max.)}$ at $T_A = 25^\circ C$
- High Noise Immunity
 $V_{NIH} = V_{NIL} = 28\% V_{CC} \text{ (Min.)}$
- Output Drive Capability
10 LSTTL Loads
- Symmetrical Output Impedance
 $|I_{OH}| = |I_{OL}| = 4 \text{ mA (Min.)}$
- Balanced Propagation Delays
 $t_{PLH} = t_{PHL}$
- Wide Operating Voltage Range
 $V_{CC} \text{ (opr)} = 2V \text{ to } 6V$
- Pin and Function compatible with 54/74LS670

INPUT AND OUTPUT EQUIVALENT CIRCUIT




PIN CONNECTIONS (top view)




Dual in line

CHIP CARRIER



NC = No Internal Connection

LOGIC DIAGRAM



TRUTH TABLE WRITE FUNCTION

WRITE INPUTS			WORD			
WS	WA	GW	0	1	2	3
L	L	L	Q=D	Q0	Q0	Q0
L	H	L	Q0	Q=D	Q0	Q0
H	L	L	Q0	Q0	Q=D	Q0
H	H	L	Q0	Q0	Q0	Q=D
*	*	H	Q0	Q0	Q0	Q0

READ FUNCTION

READ INPUTS			OUTPUTS			
RB	RA	GR	Q1	Q2	Q3	Q4
L	L	L	W0B1	W0B2	W0B3	W0B4
L	H	L	W1B1	W1B2	W1B3	W1B4
H	L	L	W2B1	W2B2	W2B3	W2B4
H	H	L	W3B1	W3B2	W3B3	W3B4
*	*	H	Z	Z	Z	Z

Note: A, *: Don't Care. Z: High Impedance

B, (Q=D) = The four select internal flip-flop outputs will assume the state applied to the four external data inputs.

C, Q0 = The level of Q before the indicated input conditions were established.

D, W0B1 = The first bit of word 0, etc.



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	-0.5 to 7	V
V _I	DC Input Voltage	-0.5 to V _{CC} + 0.5	V
V _O	DC Output Voltage	-0.5 to V _{CC} + 0.5	V
I _{IK}	DC Input Diode Current	± 20	mA
I _{OK}	DC Output Diode Current	± 20	mA
I _O	DC Output Source Sink Current Per Output Pin	± 25	mA
I _{CC} or I _{GND}	DC V _{CC} or Ground Current	± 50	mA
P _D	Power Dissipation	500 (*)	mW
T _{stg}	Storage Temperature	-65 to 150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(*) 500 mW: ≅ 65°C derate to 300 mW by 10 mW/°C: 65°C to 85°C.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Limit	Unit
V _{CC}	Supply Voltage	2 to 6	V
V _I	Input Voltage	0 to V _{CC}	V
V _O	Output Voltage	0 to V _{CC}	V
T _A	Operating Temperature 74HC Series 54HC Series	-40 to 85 -55 to 125	°C
t _r , t _f	Input Rise and Fall Time	V _{CC} { 2 V, 4.5V, 6 V } 0 to 1000 0 to 500 0 to 400	ns

DC SPECIFICATIONS

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			-40 to 85°C 74HC		-55 to 125°C 54HC		Unit	
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.		
V _{IH}	High Level Input Voltage	2.0		1.5	—	—	1.5	—	1.5	—	V	
		4.5		3.15	—	—	3.15	—	3.15	—		
		6.0		4.2	—	—	4.2	—	4.2	—		
V _{IL}	Low Level Input Voltage	2.0		—	—	0.5	—	0.5	—	0.5	V	
		4.5		—	—	1.35	—	1.35	—	1.35		
		6.0		—	—	1.8	—	1.8	—	1.8		
V _{OH}	High Level Output Voltage	2.0	V _I	I _O	1.9	2.0	—	1.9	—	1.9	—	V
		4.5	V _{IH} or	-20 μA	4.4	4.5	—	4.4	—	4.4	—	
		6.0			5.9	6.0	—	5.9	—	5.9	—	
		4.5	V _{IL}	-4.0 mA -5.2 mA	4.18	4.31	—	4.13	—	4.10	—	
		6.0			5.68	5.8	—	5.63	—	5.60	—	

M54HC670 M74HC670

DC SPECIFICATIONS (Continued)

Symbol	Parameter	V _{CC}	Test Condition		T _A = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
					Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
V _{OL}	Low Level Output Voltage	2.0	V _I	I _O	—	0	0.1	—	0.1	—	0.1	V
		4.5	V _{IH}	20 μA	—	0	0.1	—	0.1	—	0.1	
		6.0	or		—	0	0.1	—	0.1	—	0.1	
		4.5	V _{IL}	4.0 mA	—	0.17	0.26	—	0.33	—	0.40	
		6.0		5.2 mA	—	0.18	0.26	—	0.33	—	0.40	
I _I	Input Leakage Current	6.0	V _I = V _{CC} or GND		—	—	±0.1	—	±1	—	±1	μA
I _{OZ}	3-State Output Off-State Current	6.0	V _I = V _{IH} or V _{IL} V _O = V _{CC} or GND		—	—	±0.5	—	±5	—	±1	μA
I _{CC}	Quiescent Supply Current	6.0	V _I = V _{CC} or GND I _O = 0		—	—	4	—	40	—	80	μA

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5V, T_A = 25°C, Input t_r = t_f = 6ns)

Symbol	Parameter	CL (pF)	54HC and 74HC			Unit
			MIN.	TYP.	MAX.	
t _{TLH} t _{THL}	Output Transition Time	15		4	8	ns
t _{PLH} t _{PHL}	Propagation Delay Time (READ-QN)	15		17	27	ns
t _{PLH} t _{PHL}	Propagation Delay Time (WEN-QN)	15		19	30	ns
t _{PLH} t _{PHL}	Propagation Delay Time (DN-QN)	15		16	26	ns
t _{W(L)}	Minimum Pulse Width (WEN)	15		8	15	ns
t _s	Minimum Set-up Time (DATA-WEN)	15		—	10	ns
t _s	Minimum Set-up Time (WADD-WEN)	15		—	0	ns
t _h	Minimum Hold Time (DATA-WEN)	15		—	5	ns
t _h	Minimum Hold Time (WADD-WEN)	15		—	0	ns
t _{PZL} t _{PZH}	3-STATE Output Enable Time	15		9	15	ns
t _{PLZ} t _{PHZ}	3-STATE Output Disable Time	5		9	15	ns



AC ELECTRICAL CHARACTERISTICS ($C_L = 50\text{pF}$, Input $t_r = t_f = 6\text{ns}$)

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t _{TLH} t _{THL}	Output Transition Time Q	2.0		—	22	75	—	90			ns
		4.5		—	8	15	—	18			
		6.0		—	7	13	—	16			
t _{PLH} t _{PHL}	Propagation Delay Time (RA-Q)	2.0		—	67	160	—	195			ns
		4.5		—	20	32	—	39			
		6.0		—	17	28	—	34			
t _{PLH} t _{PHL}	Propagation Delay Time (WE-Q)	2.0		—	76	175	—	210			ns
		4.5		—	22	35	—	42			
		6.0		—	19	30	—	36			
t _{PLH} t _{PHL}	Propagation Delay Time (D-Q)	2.0		—	63	150	—	180			ns
		4.5		—	19	30	—	36			
		6.0		—	17	26	—	31			
t _{W(L)}	Minimum Pulse Width	2.0		—	16	75	—	90			ns
		4.5		—	8	15	—	18			
		6.0		—	7	13	—	16			
t _s	Minimum Set-up Time (D-WE)	2.0		—	—	50	—	60			ns
		4.5		—	—	10	—	12			
		6.0		—	—	9	—	11			
t _s	Minimum Set-up Time (WA-WE)	2.0		—	—	0	—	0			ns
		4.5		—	—	0	—	0			
		6.0		—	—	0	—	0			
t _h	Minimum Hold Time (D-WE)	2.0		—	—	25	—	30			ns
		4.5		—	—	5	—	6			
		6.0		—	—	4	—	5			
t _h	Minimum Hold Time (WA-WE)	2.0		—	—	0	—	0			ns
		4.5		—	—	0	—	0			
		6.0		—	—	0	—	0			
t _{PZL} t _{PZH}	3-State Output Enable Time	2.0		—	32	39	—	110			ns
		4.5		—	11	18	—	22			
		6.0		—	10	16	—	19			
t _{PLZ} t _{PHZ}	3-State Output Disable Time	2.0		—	29	105	—	130			ns
		4.5		—	15	21	—	26			
		6.0		—	17	18	—	22			
C _{IN}	Input Capacitance			—	5	10	—	10			pF
C _{PD} (*)	Power Dissipation Capacitance			—	44	—	—	—			pF

Note (*) C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the following equation.

$$I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$