

**3.3 VOLT 8M x 64 HIGH PERFORMANCE
100 MHZ SDRAM
UNBUFFERED SODIMM**


Features

- Using 8M x 8 SDRAMs
- JEDEC-standard 144 pin, Small-Outline, Dual in line Memory Module (SODIMM)
- Serial Presence Detect with E²PROM
- Nonbuffered
- Fully Synchronous, All Signals Registered on Positive Edge of System Clock
- Single +3.3V (± 0.3V) Power Supply
- All Device Pins are LVTTL Compatible
- 4096 Refresh Cycles every 64 ms
- Self-Refresh Mode
- Internal Pipelined Operation; Column Address can be changed every System Clock
- Programmable Burst Lengths: 1, 2, 4, 8 or Full Page
- Auto Precharge and Piecharge all Banks by A10
- Data Mask Function by DQM
- Mode Register Set Programming
- Programmable (CAS Latency: 2, 3 Clocks)

Description

The V43648Z0V memory module is organized 8,388,608 x 64 bits in a 144 pin SODIMM. The 8M x 64 memory module uses 8 Mosel-Vitelic 8M x 8 SDRAM. The x64 modules are ideal for use in high performance computer systems where increased memory density and fast access times are required.

Part Number	Speed Grade	ConFIGuration
V43648Z0V	-10 (100 MHz)	8M x 64



Pin Configurations (Front Side/Back Side)

Pin	Front	Pin	Front	Pin	Front	Pin	Back	Pin	Back	Pin	Back
1	VSS	25	DQMB1	49	DQ13	73	NC	97	DQ22	121	DQ24
2	VSS	26	DQMB5	50	DQ45	74	CLK1	98	DQ54	122	DQ56
3	DQ0	27	VDD	51	DQ14	75	VSS	99	DQ23	123	DQ25
4	DQ32	28	VDD	52	DQ46	76	VSS	100	DQ55	124	DQ57
5	DQ1	29	A0	53	DQ15	77	NC	101	VDD	125	DQ26
6	DQ33	30	A3	54	DQ47	78	NC	102	VDD	126	DQ58
7	DQ2	31	A1	55	VSS	79	NC	103	A6	127	DQ27
8	DQ34	32	A4	56	VSS	80	NC	104	A7	128	DQ59
9	DQ3	33	A2	57	NC	81	VDD	105	A8	129	VDD
10	DQ35	34	A5	58	NC	82	VDD	106	BA0	130	VDD
11	VDD	35	VSS	59	NC	83	DQ16	107	VSS	131	DQ28
12	VDD	36	VSS	60	NC	84	DQ48	108	VSS	132	DQ60
13	DQ4	37	DQ8	61	CLK0	85	DQ17	109	A9	133	DQ29
14	DQ36	38	DQ40	62	CKE0	86	DQ49	110	BA1	134	DQ61
15	DQ5	39	DQ9	63	VDD	87	DQ18	111	A10	135	DQ30
16	DQ37	40	DQ41	64	VDD	88	DQ50	112	A11	136	DQ62
17	DQ6	41	DQ10	65	\overline{RAS}	89	DQ19	113	VDD	137	DQ31
18	DQ38	42	DQ42	66	\overline{CAS}	90	DQ51	114	VDD	138	DQ63
19	DQ7	43	DQ11	67	\overline{WE}	91	VSS	115	DQMB2	139	VSS
20	DQ39	44	DQ43	68	NC	92	VSS	116	DQMB6	140	VSS
21	VSS	45	VDD	69	$\overline{CS0}$	93	DQ20	117	DQMB3	141	SDA
22	VSS	46	VDD	70	NC	94	DQ52	118	DQMB7	142	SCL
23	DQMB0	47	DQ12	71	NC	95	DQ21	119	VSS	143	VDD
24	DQMB4	48	DQ44	72	NC	96	DQ53	120	VSS	144	VDD


Note:

1. \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{CASx} , \overline{CSx} are active low signals.

Pin Names


A0–A11, BA0, BA1	Address, Bank Select
DQ0–DQ63	Data Inputs/Outputs
\overline{RAS}	Row Address Strobes
\overline{CAS}	Column Address Strobes
\overline{WE}	Write Enable
$\overline{CS0}$	Chip Select
DQMB0–DQMB7	Output Enable
CKE0	Clock Enable
CLK0–CLK1	Clock
SDA	Serial Input/Output
SCL	Serial Clock
VDD	Power Supply
VSS	Ground
NC	No Connect (Open)

Part Number Information



V436448Z0V-02

Block Diagram



V436444V0G-03

Serial Presence Detect Information

A serial presence detect storage device – E²PROM – is assembled onto the module. Information about the module configuration, speed, etc. is

written into the E²PROM device during module production using a serial presence detect protocol (I²C synchronous 2-wire bus)

PD-Table for -10 modules:

Byte Number	Function Described	SDP Entry Value	Hex Value
			100 MHz -10
0	Number of SPD bytes	128	80
1	Total bytes in Serial PD	256	08
2	Memory Type	SDRAM	04
3	Number of Row Addresses (without BS bits)	12	0C
4	Number of Column Addresses (for x8 SDRAM)	9	09
5	Number of DIMM Banks	1	01
6	Module Data Width	64	40
7	Module Data Width (continued)	0	00
8	Module Interface Levels	LVTTTL	01
9	SDRAM Cycle Time at CL=3	10.0 ns	A0
10	SDRAM Access Time from Clock at CL=3	7.0 ns	70
11	Dimm Config (Error Det/Corr.)	none	00
12	Refresh Rate/Type	Self-Refresh, 15.6µs	80
13	SDRAM width, Primary	x16	0F
14	Error Checking SDRAM Data Width	n/a / x8	00
15	Minimum Clock Delay from Back to Back Random Column Address	t _{ccd} = 1 CLK	01
16	Burst Length Supported	1, 2, 4, 8 & full Page	8F
17	Number of SDRAM Banks	4	04
18	Supported $\overline{\text{CAS}}$ Latencies	CL = 2 & 3	06
19	$\overline{\text{CS}}$ Latencies	$\overline{\text{CS}}$ Latency = 0	01
20	$\overline{\text{WE}}$ Latencies	WL = 0	01
21	SDRAM DIMM Module Attributes	Non Buffered/Non Reg.	00
22	SDRAM Device Attributes: General	Vcc tol ± 10%	06
23	Minimum Clock Cycle Time at $\overline{\text{CAS}}$ Latency = 2	12.0 ns	C0
24	Maximum Data Access Time from Clock for CL = 2	7.0 ns	70
25	Minimum Clock Cycle Time at CL = 1	Not Supported	00
26	Maximum Data Access Time from Clock at CL = 1	Not Supported	00
27	Minimum Row Precharge Time t _{RP}	24 ns	18
28	Minimum Row Active to Row Active Delay t _{RRD}	20 ns	14
29	Minimum RAS to $\overline{\text{CAS}}$ Delay t _{RCD}	24 ns	18

PD-Table for -10 modules: (Continued)

Byte Number	Function Described	SDP Entry Value	Hex Value
			100 MHz -10
30	Minimum RAS Pulse Width t_{RAS}	48 ns	30
31	Module Bank Density (Per Bank)	32 MByte	8
32	SDRAM Input Setup Time	2.5 ns	25
33	SDRAM Input Hold Time	1 ns	10
34	SDRAM Data Input Setup Time	2.5 ns	25
35	SDRAM Data Input Hold Time	1 ns	10
36-61	Superset Information (May be used in Future)		00
62	SPD Revision	Revision 1	12
63	Checksum for Bytes 0 - 62		4E
64-125	Manufacturers's Information (Optional) (FFh if not used)		XX
126	Max. Frequency Specification	100 MHz	64
127	100 MHz Support Details		AF
128+	Unused Storage Location		00

Absolute Maximum Ratings

Parameter	Max.	Units
Voltage on VDD Supply Relative to V_{SS}	-1 to 4.6	V
Voltage on Input Relative to V_{SS}	-1 to 4.6	V
Operating Temperature	0 to +70	°C
Storage Temperature	-55 to 125	°C
Power Dissipation	8	W

DC Characteristics

$T_A = 0^\circ\text{C}$ to 70°C ; $V_{SS} = 0\text{ V}$; $V_{DD}, V_{DDQ} = 3.3\text{V} \pm 0.3\text{V}$

Symbol	Parameter	Limit Values		Unit
		Min.	Max.	
V_{IH}	Input High Voltage	2.0	$V_{CC}+0.3$	V
V_{IL}	Input Low Voltage	-0.5	0.8	V
V_{OH}	Output High Voltage ($I_{OUT} = -2.0\text{ mA}$)	2.4	—	V
V_{OL}	Output Low Voltage ($I_{OUT} = 2.0\text{ mA}$)	—	0.4	V
$I_{I(L)}$	Input Leakage Current, any input ($0\text{ V} < V_{IN} < 3.6\text{ V}$, all other inputs = 0V)	-40	40	μA
$I_{O(L)}$	Output leakage current (DQ is disabled, $0\text{V} < V_{OUT} < V_{CC}$)	-40	40	μA

Capacitance $T_A = 0^{\circ}\text{C}$ to 70°C ; $V_{DD} = 3.3\text{V} \pm 0.3\text{V}$, $f = 1\text{ MHz}$

Symbol	Parameter	Limit Values	Unit
C_{I1}	Input Capacitance (A0 to A11, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$)	45	pF
C_{I2}	Input Capacitance ($\overline{\text{CS0}}$)	45	pF
$C_{I\text{CL}}$	Input Capacitance (CLK0-CLK1)	24	pF
C_{I3}	Input Capacitance (CKE0)	50	pF
C_{I4}	Input Capacitance (DQMB0-DQMB7)	8	pF
C_{I0}	Input/Output Capacitance (DQ0-DQ63)	10	pF
C_{SC}	Input Capacitance (SCL, SA0-2)	8	pF

Standby and Refresh Currents¹ $T_A = 0^{\circ}\text{C}$ to 70°C , $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$

Symbol	Parameter	Test Conditions	8M x 64	Unit	Note
$I_{\text{CC}1}$	Operating Current	Burst length = 4, CL = 3 $t_{\text{RC}} > t_{\text{RC}}(\text{min})$, $t_{\text{CK}} > t_{\text{CK}}(\text{min})$, IO = 0 mA 2 Bank Interleave Operation	700	mA	1,2
$I_{\text{CC}2\text{P}}$	Precharged Standby Current in Power Down Mode	$\text{CKE} < V_{\text{IL}}(\text{max})$, $t_{\text{CK}} > t_{\text{CK}}(\text{min})$	24	mA	
$I_{\text{CC}2\text{N}}$	Precharged Standby Current in Non-Power Down Mode	$\text{CKE} > V_{\text{IH}}(\text{min})$, $t_{\text{CK}} > t_{\text{CK}}(\text{min})$, Input changed once in 3 cycles	160	mA	$\overline{\text{CS}} = \text{High}$
$I_{\text{CC}3\text{P}}$	Active Standby Current in Power Down Mode	$\text{CKE} < V_{\text{IL}}(\text{max})$, $t_{\text{CK}} > t_{\text{CK}}(\text{min})$	24	mA	
$I_{\text{CC}3\text{N}}$	Active Standby Current in Non-Power Down Mode	$\text{CKE} > V_{\text{IH}}(\text{min})$, $t_{\text{CK}} > t_{\text{CK}}(\text{min})$, Input changed one time	230	mA	$\overline{\text{CS}} = \text{High}$
$I_{\text{CC}4}$	Burst Operating Current	Burst length = Full Page, $t_{\text{RC}} = \text{Infinite}$, CL = 3, $t_{\text{CK}} > t_{\text{CK}}(\text{min})$, IO = 0 mA 2 Banks Activated	700	mA	1,2
$I_{\text{CC}5}$	Auto Refresh Current	$t_{\text{RC}} \geq t_{\text{RC}}(\text{min})$	735	mA	1,2
$I_{\text{CC}6}$	Self Refresh Current	$\text{CKE} = < 0,2\text{ V}$	8	mA	1,2
		L-Version	3.2	mA	


AC Characteristics^{3,4}

T_A = 0° to 70°C; V_{SS} = 0V; V_{CC} = 3.3V ± 0.3V, t_T = 1 ns

#	Symbol	Parameter	Limit Values		Unit	Note
			-10			
			Min.	Max.		
Clock and Clock Enable						
1	t _{CK}	Clock Cycle Time CAS Latency = 3 CAS Latency = 2	10 12		ns ns	
2	f _{CK}	System frequency CAS Latency = 3 CAS Latency = 2	– –	100 100	MHz MHz	
3	t _{AC}	Clock Access Time CAS Latency = 3 CAS Latency = 2	– –	7 7	ns ns	4,5
4	t _{CH}	Clock High Pulse Width	3	–	ns	6
5	t _{CL}	Clock Low Pulse Width	3	–	ns	6
6	t _{CS}	Input Setup time	2.5	–	ns	7
7	t _{CH}	Input Hold Time	1	–	ns	7
8	t _{CKSP}	CKE Setup Time (Power down mode)	2.5	–	ns	8
9	t _{CKSR}	CKE Setup Time (Self Refresh Exit)	8	–	ns	9
10	t _T	Transition time (rise and fall)	1	–	ns	
Common Parameters						
11	t _{RCD}	RAS to CAS delay	24	–	ns	
12	t _{RC}	Cycle Time	73	120k	ns	
13	t _{RAS}	Active Command Period	48	–	ns	
14	t _{RP}	Precharge Time	24	–	ns	
15	t _{RRD}	Bank to Bank Delay Time	20	–	ns	
16	t _{CCD}	CAS to CAS delay time (same bank)	1	–	CLK	
Refresh Cycle						
17	t _{SREX}	Self Refresh Exit Time	10	–	ns	9
18	t _{REF}	Refresh Period (4096 cycles)	64	–	ms	8
Read Cycle						
19	t _{OH}	Data Out Hold Time	3	–	ns	4
20	t _{LZ}	Data Out to Low Impedance Time	0	–	ns	
21	t _{HZ}	Data Out to High Impedance Time	3	9	ns	10
22	t _{DQZ}	DQM Data Out Disable Latency	2	–	CLK	
Write Cycle						
23	t _{DPL}	Data input to Precharge (write recovery)	2	–	CLK	
24	t _{DAL}	Data In to Active/refresh	5	–	CLK	11
25	t _{DQW}	DQM Write Mask Latency	0	–	CLK	

Notes:


1. The specified values are valid when addresses are changed no more than once during $t_{CK}(\text{min.})$ and when No Operation commands are registered on every rising clock edge during $t_{RC}(\text{min.})$. Values are shown per module bank.
2. The specified values are valid when data inputs (DQ's) are stable during $t_{RC}(\text{min.})$.
3. All AC characteristics are shown for device level.
An initial pause of 100 μs is required after power-up, then a Precharge All Banks command must be given followed by 8 Auto Refresh (CBR) cycles before the Mode Register Set Operation can begin.
4. AC timing tests have $V_{IL} = 0.4\text{V}$ and $V_{IH} = 2.4\text{V}$ with the timing referenced to the 1.4V crossover point. The transition time is measured between V_{IH} and V_{IL} . All AC measurements assume $t_T = 1 \text{ ns}$ with the AC output load circuit shown. Specific t_{ac} and t_{oh} parameters are measured with a 50 pF only, without any resistive termination and with an input signal of 1V / ns edge rate between 0.8V and 2.0V.



5. If clock rising time is longer than 1 ns, a time $(t_T/2 - 0.5)$ ns has to be added to this parameter.
6. Rated at 1.5V
7. If t_T is longer than 1 ns, a time $(t_T - 1)$ ns has to be added to this parameter.
8. Any time that the refresh Period has been exceeded, a minimum of two Auto (CBR) Refresh commands must be given to "wake-up" the device.
9. Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after CKE returns high. Self Refresh Exit is not complete until a time period equal to t_{RC} is satisfied once the Self Refresh Exit command is registered.
10. Referenced to the time which the output achieves the open circuit condition, not to output voltage levels.
11. t_{DAL} is equivalent to $t_{DPL} + t_{RP}$.

Package Diagram

144 Pin SODIMM



NOTE:

1. All dimensions in inches.

U.S.A.

3910 NORTH FIRST STREET
SAN JOSE, CA 95134
PHONE: 408-433-6000
FAX: 408-433-0185

HONG KONG

19 DAI FU STREET
TAIPO INDUSTRIAL ESTATE
TAIPO, NT, HONG KONG
PHONE: 852-2665-4883
FAX: 852-2664-7535

TAIWAN

7F, NO. 102
MIN-CHUAN E. ROAD, SEC. 3
TAIPEI
PHONE: 886-2-2545-1213
FAX: 886-2-2545-1209

1 CREATION ROAD I
SCIENCE BASED IND. PARK
HSIN CHU, TAIWAN, R.O.C.
PHONE: 886-3-578-3344
FAX: 886-3-579-2838

SINGAPORE

10 ANSON ROAD #23-13
INTERNATIONAL PLAZA
SINGAPORE 079903
PHONE: 65-3231801
FAX: 65-3237013

JAPAN

WBG MARINE WEST 25F
6, NAKASE 2-CHOME
MIHAMA-KU, CHIBA-SHI
CHIBA 261-71
PHONE: 81-43-299-6000
FAX: 81-43-299-6555

IRELAND & UK

BLOCK A UNIT 2
BROOMFIELD BUSINESS PARK
MALAHIDE
CO. DUBLIN, IRELAND
PHONE: +353 1 8038020
FAX: +353 1 8038049

**GERMANY
(CONTINENTAL
EUROPE & ISRAEL)**

71083 HERRENBERG
BENZSTR. 32
GERMANY
PHONE: +49 7032 2796-0
FAX: +49 7032 2796 22

U.S. SALES OFFICES**NORTHWESTERN**

3910 NORTH FIRST STREET
SAN JOSE, CA 95134
PHONE: 408-433-6000
FAX: 408-433-0185

SOUTHWESTERN

SUITE 200
5150 E. PACIFIC COAST HWY.
LONG BEACH, CA 90804
PHONE: 562-498-3314
FAX: 562-597-2174

CENTRAL & SOUTHEASTERN

604 FIELDWOOD CIRCLE
RICHARDSON, TX 75081
PHONE: 972-690-1402
FAX: 972-690-0341

NORTHEASTERN

SUITE 436
20 TRAFALGAR SQUARE
NASHUA, NH 03063
PHONE: 603-889-4393
FAX: 603-889-9347

The information in this document is subject to change without notice.

MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC.

MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.