



DESCRIPTION

This family is a 16M bit dynamic RAM organized 2,097,152 x 8-bit configuration with Extended Data Out mode CMOS DRAMs. Extended data out mode is a kind of page mode which is useful for the read operation. The circuit and process design allow this device to achieve high performance and low power dissipation. Optional features are access time(60, 70 or 80ns) and refresh cycle(2K ref. or 4K ref.) and power consumption (Normal or Low power with self refresh). Hyundai's advanced circuit design and process technology allow this device to achieve high bandwidth, low power consumption and high reliability.

FEATURES

- Extended data out operation
- Read-modify-write Capability
- LVTTTL compatible inputs and outputs
- /CAS-before-/RAS, /RAS-only, Hidden and Self refresh capability
- JEDEC standard pinout
- 28-pin Plastic SOJ (300mil)
28-pin plastic TSOP-II (300mil)
- Single power supply of 3.3V ± 0.3V
- Early write or output enable controlled write
- Max. Active power dissipation
- Fast access time and cycle time

| Speed | 2K refresh | 4K refresh |
|-------|------------|------------|
| 60 | 432mW | 360mW |
| 70 | 360mW | 324mW |
| 80 | 324mW | 288mW |

| Speed | tRAC | tCAC | tHPC |
|-------|------|------|------|
| 60 | 60ns | 15ns | 25ns |
| 70 | 70ns | 20ns | 30ns |
| 80 | 80ns | 20ns | 35ns |

- Refresh cycle


| Part number | Refresh | Normal | SL-part |
|-------------|---------|--------|---------|
| HY51V17804B | 2K | 32ms | 256ms |
| HY51V16804B | 4K | 64ms | |

ORDERING INFORMATION

| Part Name | Refresh | Power | Package |
|----------------|---------|---------|---------------|
| HY51V17804BJ | 2K | | 28Pin SOJ |
| HY51V17804BSLJ | 2K | SL-part | 28Pin SOJ |
| HY51V17804BT | 2K | | 28Pin TSOP-II |
| HY51V17804BSLT | 2K | SL-part | 28Pin TSOP-II |
| HY51V16804BJ | 4K | | 28Pin SOJ |
| HY51V16804BSLJ | 4K | SL-part | 28Pin SOJ |
| HY51V16804BT | 4K | | 28Pin TSOP-II |
| HY51V16804BSLT | 4K | SL-part | 28Pin TSOP-II |


*SL : Low power with self refresh

FUNCTIONAL BLOCK DIAGRAM




*(A11) for 4K refresh part
(2K Refresh / 4K Refresh)*

PIN CONFIGURATION (Marking Side)



28Pin Plastic SOJ (300mil)



28Pin Plastic TSOP-II (300mil)

*(N.C) : For 2K refresh product

PIN DESCRIPTION

| Pin Name | Parameter |
|----------|------------------------------------|
| /RAS | Row Address Strobe |
| /CAS | Column Address Strobe |
| /WE | Write Enable |
| /OE | Output Enable |
| A0-A11 | Address Input (4K Refresh Product) |
| A0-A10 | Address Input (2K Refresh Product) |
| DQ0-DQ7 | Data In/Out |
| Vcc | Power (3.3V) |
| Vss | Ground |
| NC | No Connection |

ABSOLUTE MAXIMUM RATING

| Symbol | Parameter | Rating | Unit |
|-----------------|------------------------------------|-------------|----------|
| TA | Ambient Temperature | 0 to 70 | °C |
| TSTG | Storage Temperature | -55 to 150 | °C |
| VIN, VOUT | Voltage on Any Pin relative to VSS | -0.5 to 4.6 | V |
| VCC | Voltage on VCC relative to VSS | -0.5 to 4.6 | V |
| I _{OS} | Short Circuit Output Current | 50 | mA |
| P _d | Power Dissipation | 1 | W |
| TSOLDER | Soldering Temperature · Time | 260 · 10 | °C · sec |

Note : Operation at or above Absolute Maximum Ratings can adversely affect device reliability

RECOMMENDED DC OPERATING CONDITIONS

(TA = 0°C to 70°C)

| Symbol | Parameter | Min | Typ | Max | UNIT |
|-----------------|----------------------|------|-----|----------------------|------|
| VCC | Power Supply Voltage | 3.0 | 3.3 | 3.6 | V |
| V _{IH} | Input High Voltage | 2.0 | - | V _{CC} +0.3 | V |
| V _{IL} | Input Low Voltage | -0.3 | - | 0.8 | V |

Note : All voltages are referenced to VSS.

DC OPERATING CHARACTERISTIC

| Symbol | Parameter | Test condition | Min | Max | Unit |
|-----------------|------------------------------------|--|-----|-----|------|
| I _{LI} | Input Leakage Current (Any input) | V _{SS} ≤ V _{IN} ≤ V _{CC} + 0.3 All other pins not under test = V _{SS} | -10 | 10 | μA |
| I _{LO} | Output Leakage Current (Any input) | V _{SS} ≤ V _{OUT} ≤ V _{CC} /RAS & /CAS at V _{IH} | -10 | 10 | μA |
| V _{OL} | Output Low Voltage | I _{OL} = 2.0mA | - | 0.4 | V |
| V _{OH} | Output High Voltage | I _{OH} = -2.0mA | 2.4 | - | V |

DC CHARACTERISTICS

(TA = 0°C to 70°C, VCC = 3.3V ± 0.3V, VSS = 0V, unless otherwise noted.)

| Symbol | Parameter | Test condition | Speed | Max. Current | | Unit |
|--------|-----------------------------------|--|--------------|--------------|------------|----------|
| | | | | 2K Ref | 4K Ref | |
| Icc1 | Operating Current | /RAS, /CAS Cycling tRC = tRC(min.) | 60 | 120 | 100 | mA |
| | | | 70 | 100 | 90 | |
| | | | 80 | 90 | 80 | |
| Icc2 | LVTTL Standby Current | /RAS, /CAS ≥ VIH Other inputs ≥ VSS | SL-part | 1 1 | 1 1 | mA |
| Icc3 | /RAS-only Refresh Current | /RAS Cycling, /CAS = VIH tRC = tRC(min.) | 60 | 120 | 100 | mA |
| | | | 70 | 100 | 90 | |
| | | | 80 | 90 | 80 | |
| Icc4 | EDO mode Current | /CAS Cycling, /RAS = VIL tHPC = tHPC(min.) | 60 | 100 | 90 | mA |
| | | | 70 | 90 | 80 | |
| | | | 80 | 80 | 70 | |
| Icc5 | CMOS Standby Current | /RAS = /CAS ≥ VCC - 0.2V | SL-part | 500 200 | 500 200 | μA μA |
| Icc6 | /CAS-before-/RAS Refresh Current | /RAS & /CAS = 0.2V tRC = tRC(min.) | 60 | 120 | 100 | mA |
| | | | 70 | 100 | 90 | |
| | | | 80 | 90 | 80 | |
| Icc7 | Battery Back-up Current (SL-part) | tRC=125μs (2K Ref), 62.5μs (4K Ref) /CAS = CBR cycling or 0.2V /OE & /WE = VCC - 0.2V Address = VCC-0.2V or 0.2V DQ0-DQ7 = VCC-0.2, 0.2V or Open | tRAS ≤ 300ns | 300 | 300 | μA |
| | | | tRAS ≤ 1μs | 400 | 400 | |
| Icc8 | Self Refresh Current (SL-part) | /RAS & /CAS = 0.2V Other pins are same as Icc7 | | 300 | 300 | μA |

Note

- Icc1, Icc3, Icc4 and Icc6 depend on output loading and cycle rates(tRC and tHPC).
- Specified values are obtained with output unloaded.
- Icc is specified as an average current. In Icc1, Icc3, Icc6, address can be changed only once while /RAS=VIL. In Icc4, address can be changed maximum once while /CAS=VIH within one EDO mode cycle time tHPC.
- Only /RAS(max.) = 1μs is applied to refresh of battery backup but tRAS(max.) = 10μs is to applied to normal functional operation.
- Icc5(max.) = 200μA, Icc7 and Icc8 are applied to SL-part only.

AC CHARACTERISTICS

(TA = 0 °C to 70 °C, VCC = 3.3V ± 0.3V, VSS = 0V, unless otherwise noted.)

| Symbol | Parameter | EDO | | 70ns | | 80ns | | Unit | Note |
|--------|---|-----|------|------|------|------|------|------|-------|
| | | Min | Max | Min | Max | Min | Max | | |
| tRC | Random read or write cycle time | 105 | - | 125 | - | 145 | - | ns | |
| tRWC | Read-modify-write cycle time | 142 | - | 167 | - | 187 | - | ns | |
| tHPC | EDO mode cycle time | 25 | - | 30 | - | 35 | - | ns | 2 |
| tHPRWC | EDO mode read-modify-write cycle time | 73 | - | 85 | - | 100 | - | ns | 2 |
| tRAC | Access time from /RAS | - | 60 | - | 70 | - | 80 | ns | 5,6,7 |
| tCAC | Access time from /CAS | - | 15 | - | 20 | - | 20 | ns | 5,6 |
| tAA | Access time from column address | - | 30 | - | 35 | - | 40 | ns | 5,7 |
| tCPA | Access time from column precharge | - | 35 | - | 35 | - | 40 | ns | 5 |
| tCLZ | /CAS to output low impedance | 0 | - | 0 | - | 0 | - | ns | 5 |
| tCEZ | Output buffer turn-off delay from /CAS | 3 | 15 | 3 | 15 | 3 | 15 | ns | 8,12 |
| tT | Transition time(rise and fall) | 2 | 50 | 2 | 50 | 2 | 50 | ns | 3 |
| tRP | /RAS precharge time | 40 | - | 50 | - | 60 | - | ns | |
| tRAS | /RAS pulse width | 60 | 10K | 70 | 10K | 80 | 10K | ns | |
| tRASP | /RAS pulse width(EDO mode) | 60 | 100K | 70 | 100K | 80 | 100K | ns | |
| tRSH | /RAS hold time | 13 | - | 15 | - | 20 | - | ns | |
| tCSH | /CAS hold time | 40 | - | 50 | - | 60 | - | ns | |
| tCAS | /CAS pulse width | 13 | 10K | 15 | 10K | 20 | 10K | ns | |
| tRCD | /RAS to /CAS delay time | 20 | 45 | 20 | 50 | 20 | 60 | ns | 6 |
| tRAD | /RAS to column address delay time | 15 | 30 | 15 | 35 | 15 | 40 | ns | 7 |
| tCRP | /CAS to /RAS precharge time | 5 | - | 5 | - | 5 | - | ns | |
| tCP | /CAS precharge time | 7 | - | 10 | - | 10 | - | ns | |
| tASR | Row address set-up time | 0 | - | 0 | - | 0 | - | ns | |
| tRAH | Row address hold time | 10 | - | 10 | - | 10 | - | ns | |
| tASC | Column address set-up time | 0 | - | 0 | - | 0 | - | ns | |
| tCAH | Column address hold time | 10 | - | 15 | - | 15 | - | ns | |
| tRAL | Column address to /RAS lead time | 30 | - | 35 | - | 40 | - | ns | |
| tRCS | Read command set-up time | 0 | - | 0 | - | 0 | - | ns | |
| tRCH | Read command hold time referenced to /CAS | 0 | - | 0 | - | 0 | - | ns | 9 |
| tRRH | Read command hold time referenced to /RAS | 0 | - | 0 | - | 0 | - | ns | 9 |
| tWCH | Write command hold time | 10 | - | 15 | - | 15 | - | ns | |
| tWP | Write command pulse width | 10 | - | 10 | - | 10 | - | ns | |
| tRWL | Write command to /RAS lead time | 15 | - | 15 | - | 15 | - | ns | |
| tCWL | Write command to /CAS lead time | 13 | - | 15 | - | 20 | - | ns | 16 |

AC CHARACTERISTICS

Continued

| Symbol | Parameter | 60ns | | 70ns | | 80ns | | Unit | Note |
|--------|---|------|-----|------|-----|------|-----|------|-------|
| | | Min | Max | Min | Max | Min | Max | | |
| tDS | Data-in set-up time | 0 | - | 0 | - | 0 | - | ns | 10 |
| tDH | Data-in hold time | 10 | - | 15 | - | 15 | - | ns | 10 |
| tREF | Refresh period(2048 cycles) | - | 32 | - | 32 | - | 32 | ms | |
| | Refresh period(4096 cycles) | - | 64 | - | 64 | - | 64 | ms | |
| | Refresh period(SL-part) | - | 256 | - | 256 | - | 256 | ms | |
| twCS | Write command set-up time | 0 | - | 0 | - | 0 | - | ns | 11 |
| tcWD | /CAS to /WE delay time | 37 | - | 45 | - | 45 | - | ns | 11,15 |
| trWD | /RAS to /WE delay time | 80 | - | 95 | - | 105 | - | ns | 11 |
| tAWD | Column address to /WE delay time | 50 | - | 60 | - | 65 | - | ns | 11 |
| tCSR | /CAS set-up time(CBR cycle) | 5 | - | 5 | - | 5 | - | ns | 17 |
| tCHR | /CAS hold time(CBR cycle) | 10 | - | 10 | - | 10 | - | ns | 18 |
| trPC | /RAS to /CAS precharge time | 5 | - | 5 | - | 5 | - | ns | |
| tcPT | /CAS precharge time(CBR counter test) | 30 | - | 35 | - | 40 | - | ns | 14 |
| trOH | /RAS hold time referenced to /OE | 10 | - | 10 | - | 10 | - | ns | |
| toEA | /OE access time | - | 15 | - | 20 | - | 20 | ns | |
| toED | /OE to data delay time | 15 | - | 20 | - | 20 | - | ns | |
| toEZ | Output buffer turn-off delay time from /OE | 3 | 15 | 3 | 15 | 3 | 15 | ns | 8 |
| toEH | /OE command hold time | 15 | - | 20 | - | 20 | - | ns | |
| tcPWD | /WE delay time from /CAS precharge | 55 | - | 65 | - | 75 | - | ns | 11 |
| trHCP | /RAS hold time from /CAS precharge | 40 | - | 40 | - | 50 | - | ns | |
| tWRP | /WE to /RAS precharge time(CBR cycle) | 10 | - | 10 | - | 10 | - | ns | |
| tWRH | /WE to /RAS hold time(CBR cycle) | 10 | - | 10 | - | 10 | - | ns | |
| trASS | /RAS pulse width(self refresh) | 100K | - | 100K | - | 100K | - | ns | |
| trPS | /RAS Precharge Time (Self refresh) | 110 | - | 130 | - | 150 | - | ns | |
| tCHS | /CAS Hold Time (Self refresh) | -50 | - | -50 | - | -50 | - | ns | |
| tDOH | Output Data Hold Time | 5 | - | 5 | - | 5 | - | ns | |
| trEZ | Output Buffer Turn Off Delay Time from /RAS | 3 | 15 | 3 | 15 | 3 | 15 | ns | |
| twEZ | Output Buffer Turn Off Delay Time from /WE | 3 | 15 | 3 | 15 | 3 | 15 | ns | |
| twED | /WE to Data Delay Time | 15 | - | 15 | - | 15 | - | ns | |
| toEP | /OE Precharge Time | 5 | - | 5 | - | 5 | - | ns | |
| twPE | /WE Pulse Width (EDO cycle) | 5 | - | 5 | - | 5 | - | ns | |
| toCH | /OE to /CAS Hold Time | 5 | - | 5 | - | 5 | - | ns | |
| tCHO | /CAS Hold Time to /OE | 5 | - | 5 | - | 5 | - | ns | |

NOTE

1. An initial pause of 200 μ s is required after power-up followed by 8 /RAS only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CBR refresh cycles instead of 8 /RAS-only refresh cycles are required.
2. $t_{ASC} \geq t_{CP(min)}$, assume $t_T=2ns$.
3. $V_{IH(min)}$ and $V_{IL(max)}$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH(min)}$ and $V_{IL(max)}$.
4. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($T_A=0$ to $70^\circ C$) is assured.
5. Measured at $V_{OH}=2.0V$ and $V_{OL}=0.8V$ with a load equivalent to 1TTL loads and 100pF.
6. Operation within the $t_{RCD(max)}$ limit ensures that $t_{RAC(max)}$ can be met. $t_{RCD(max)}$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD(max)}$ limit, then access time is controlled by t_{CAC} .
7. Operation within the $t_{RAD(max)}$ limit ensures that $t_{RAC(max)}$ can be met. $t_{RAD(max)}$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD(max)}$ limit, then access time is controlled by t_{AA} .
8. t_{WEZ} , t_{REZ} , t_{CEZ} and t_{OEZ} define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
10. These parameters are referenced to /CAS leading edge in early write cycles and to /WE leading edge in read-modify-write cycles.
11. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS(min)}$, the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle. If $t_{RWD} \geq t_{RWD(min)}$, $t_{CWD} \geq t_{CWD(min)}$, $t_{AWD} \geq t_{AWD(min)}$, and $t_{CPWD} \geq t_{CPWD(min)}$, the cycle is a read-modify-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
12. If /RAS goes to high before /CAS high going, the open circuit condition of the output is achieved by /CAS high going. If /CAS goes to high before /RAS high going, the open circuit condition of the output is achieved by /RAS high going.
13. t_{ASC} , t_{CAH} are referenced to the earlier /CAS falling edge.
14. t_{CP} and t_{CPT} are measured when /CAS is high state.
15. t_{CWD} is referenced to the later /CAS falling edge at word read-modify-write cycle.
16. t_{CWL} must be satisfied by /CAS for 8-bit access cycles.
17. t_{CSR} is referenced to the earlier /CAS falling before /RAS transition low.
18. t_{CHR} is referenced to the later /CAS rising high after /RAS transition low.

CAPACITANCE

($T_A = 25^\circ C$, $V_{CC} = 3.3V \pm 0.3V$, $V_{SS} = 0V$ and $f=1MHz$, unless otherwise noted.)

| Symbol | Parameter | Typ. | Max. | Unit |
|-----------|---|------|------|------|
| C_{IN1} | Input Capacitance (A0-A11) | - | 5 | pF |
| C_{IN2} | Input Capacitance (/RAS, /CAS, /WE, /OE) | - | 7 | pF |
| C_{DQ} | Data Input / Output Capacitance (DQ0-DQ7) | - | 7 | pF |