

MITSUBISHI HIGH SPEED CMOS M74HC75P/FP/DP

DUAL 2-BIT TRANSPARENT LATCH

DESCRIPTION

The M74HC75 is a semiconductor integrated circuit consisting of four bistable latches with outputs Q and \bar{Q} .

FEATURES

- High-speed: 14ns typ. ($C_L=15\text{pF}$, $V_{CC}=5\text{V}$)
- Low power dissipation: $10\mu\text{W}/\text{package}$, max ($V_{CC}=5\text{V}$, $T_a=25^\circ\text{C}$, quiescent state)
- High noise margin: 30% of V_{CC} , min ($V_{CC}=4.5\text{V}$, 6V)
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range: $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range: $T_a=-40\sim +85^\circ\text{C}$

APPLICATION

General purpose, for use in industrial and consumer digital equipment.

FUNCTIONAL DESCRIPTION


Use of silicon gate technology allows the M74HC75 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS75.

The use of buffered outputs Q and \bar{Q} improves the input to output transfer characteristics and minimizes output impedance variations with respect to input voltage variations.

The M74HC75 has four D-type latches, and is provided with latch enable inputs LE common to two circuits each. When LE is high, the data from the data input D will appear in the outputs Q and \bar{Q} . When the D signal changes, the signal that appears in outputs Q and \bar{Q} also will change. When LE changes from high to low, the status of D immediately before the change will be latched. While LE is low, Q and \bar{Q} will not change even if D changes.

A unit, the M74HC375 having the same functions and elec-

PIN CONFIGURATION (TOP VIEW)




trical characteristics as the M74HC75 is also available. This offers easy mounting with pin 8 and 16 being GND and V_{CC} respectively.

FUNCTION TABLE (Note 1)

Inputs		Outputs	
LE	D	Q	\bar{Q}
H	H	H	L
H	L	L	H
L	X	Q^0	\bar{Q}^0

Note 1 : Q^0 , \bar{Q}^0 : Output state Q, \bar{Q} before input condition is set
X : Irrelevant

LOGIC DIAGRAM (EACH LATCH)



DUAL 2-BIT TRANSPARENT LATCH

ABSOLUTE MAXIMUM RATINGS ($T_a = -40 \sim +85^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage		$-0.5 \sim +7.0$	V
V_i	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
V_o	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
I_{IK}	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
I_{OK}	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
I_o	Output current per output pin		± 25	mA
I_{CC}	Supply/GND current	V_{CC}, GND	± 50	mA
P_d	Power dissipation	(Note 2)	500	mW
T_{stg}	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC75FP, $T_a = -40 \sim +70^\circ\text{C}$ and $T_a = 70 \sim 85^\circ\text{C}$ are derated at $-6\text{mW}/^\circ\text{C}$.
M74HC75DP, $T_a = -40 \sim +50^\circ\text{C}$ and $T_a = 50 \sim 85^\circ\text{C}$ are derated at $-5\text{mW}/^\circ\text{C}$.

RECOMMENDED OPERATING CONDITIONS ($T_a = -40 \sim +85^\circ\text{C}$)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	2		6	V
V_i	Input voltage	0		V_{CC}	V
V_o	Output voltage	0		V_{CC}	V
T_{opr}	Operating temperature range	-40		+85	$^\circ\text{C}$
t_r, t_f	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit
			25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
			$V_{CC}(V)$	Min	Typ	Max	Min	
V_{IH}	High-level input voltage	$V_o = 0.1V, V_{CC} = 0.1V$ $ I_o = 20\mu A$	2.0	1.5			1.5	V
			4.5	3.15			3.15	
			6.0	4.2			4.2	
V_{IL}	Low-level input voltage	$V_o = 0.1V, V_{CC} = 0.1V$ $ I_o = 20\mu A$	2.0			0.5	0.5	V
			4.5			1.35	1.35	
			6.0			1.8	1.8	
V_{OH}	High-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9		1.9	V
			$I_{OH} = -20\mu A$	4.5	4.4		4.4	
			$I_{OH} = -20\mu A$	6.0	5.9		5.9	
			$I_{OH} = -4.0mA$	4.5	4.18		4.13	
			$I_{OH} = -5.2mA$	6.0	5.68		5.63	
V_{OL}	Low-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0		0.1	0.1	V
			$I_{OL} = 20\mu A$	4.5		0.1	0.1	
			$I_{OL} = 20\mu A$	6.0		0.1	0.1	
			$I_{OL} = 4.0mA$	4.5		0.26	0.33	
			$I_{OL} = 5.2mA$	6.0		0.26	0.33	
I_{IH}	High-level input current	$V_i = 6V$	6.0		0.1	1.0	μA	
I_{IL}	Low-level input current	$V_i = 0V$	6.0		-0.1	-1.0	μA	
I_{CC}	Quiescent supply current	$V_i = V_{CC}, GND, I_o = 0\mu A$	6.0		2.0	20.0	μA	

DUAL 2-BIT TRANSPARENT LATCH

SWITCHING CHARACTERISTICS (V_{CC} = 5V, T_a = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t _{TLH}	Low-level to high-level and high-level to low-level output transition time	C _L = 15pF (Note 4)			10	ns
t _{THL}					10	ns
t _{PLH}	Low-level to high-level and high-level to low-level output propagation time (D - Q)				23	ns
t _{PHL}					23	ns
t _{PLH}	Low-level to high-level and high-level to low-level output propagation time (D - \bar{Q})				20	ns
t _{PHL}					20	ns
t _{PLH}	Low-level to high-level and high-level to low-level output propagation time (LE - Q)				27	ns
t _{PHL}					27	ns
t _{PLH}	Low-level to high-level and high-level to low-level output propagation time (LE - \bar{Q})				23	ns
t _{PHL}					23	ns

SWITCHING CHARACTERISTICS (V_{CC} = 2~6V, T_a = -40~+85°C)

Symbol	Parameter	Test conditions	Limits					Unit	
			V _{CC} (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
t _{TLH}	Low-level to high-level and high-level to low-level output transition time	C _L = 50pF (Note 4)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t _{THL}	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t _{PLH}	Low-level to high-level and high-level to low-level output propagation time (D - Q)		2.0			125		156	ns
			4.5			25		32	
			6.0			21		27	
t _{PHL}	output propagation time (D - Q)		2.0			125		156	ns
		4.5			25		32		
		6.0			21		27		
t _{PLH}	Low-level to high-level and high-level to low-level output propagation time (D - \bar{Q})	2.0			110		138	ns	
		4.5			22		28		
		6.0			19		24		
t _{PHL}	output propagation time (D - \bar{Q})	2.0			110		138	ns	
		4.5			22		28		
		6.0			19		24		
t _{PLH}	Low-level to high-level and high-level to low-level output propagation time (LE - Q)	2.0			145		181	ns	
		4.5			29		36		
		6.0			25		31		
t _{PHL}	output propagation time (LE - Q)	2.0			145		181	ns	
		4.5			29		36		
		6.0			25		31		
t _{PLH}	Low-level to high-level and high-level to low-level output propagation time (LE - \bar{Q})	2.0			125		156	ns	
		4.5			25		31		
		6.0			22		28		
t _{PHL}	output propagation time (LE - \bar{Q})	2.0			125		156	ns	
		4.5			25		31		
		6.0			22		28		
C _i	Input capacitance						10	pF	
C _{PD}	Power dissipation capacitance (Note 3)			46				pF	

Note 3 : C_{PD} is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per latch)

The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

DUAL 2-BIT TRANSPARENT LATCH

TIMING REQUIREMENT ($V_{CC} = 2\sim 6V$, $T_a = -40\sim +85^\circ C$)




Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
t_w	\overline{LE} pulse width		2.0	80			100		ns
			4.5	16			20		
			6.0	14			18		
t_{su}	D setup time with respect to \overline{LE}		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		
t_h	D hold time with respect to \overline{LE}		2.0	5			5		ns
			4.5	5			5		
			6.0	5			5		

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%): $t_r = 6ns$, $t_f = 6ns$
- (2) The capacitance C_L includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



MITSUBISHI HIGH SPEED CMOS
PACKAGE OUTLINES




6249827 MITSUBISHI (DGTL LOGIC)

91D 12849

D T-90-20




TYPE 14P4 14-PIN MOLDED PLASTIC DIP

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIP



Dimension in mm



MITSUBISHI HIGH SPEED CMOS
PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12850 D.T-90-20



2933

G-02

1-52



MITSUBISHI ELECTRIC CO. TOKYO, JAPAN



MITSUBISHI HIGH SPEED CMOS
PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12851 D T-90.20



TYPE 14P2N 14PIN MOLDED PLASTIC SOP

Dimension in mm




TYPE 16P2N 16PIN MOLDED PLASTIC SOP

Dimension in mm




TYPE 20P2N 20PIN MOLDED PLASTIC SOP



Dimension in mm



TYPE 24P2 24PIN MOLDED PLASTIC SOP

Dimension in mm






MITSUBISHI HIGH SPEED CMOS
PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12854 D T-90-20



Vertical text on the left margin.