

DRAM

256K x 16 DRAM

3.3V, FAST PAGE MODE,
OPTIONAL SELF REFRESH

FEATURES

- Industry-standard x16 pinouts, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +3.3V ±0.3V power supply*
- Low power, 0.3mW standby; 150mW active, typical
- All device pins are fully LVTTTL-compatible
- 512-cycle refresh in 8ms (MT4LC16257) or 64ms (MT4LC16257 S)
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR), HIDDEN and optional Extended and SELF
- FAST PAGE MODE access cycle
- BYTE WRITE access cycle
- BYTE READ access cycle
- Symmetrical addressing (nine rows, nine columns)

OPTIONS

- Timing
 - 60ns access -6*
 - 70ns access -7
 - 80ns access -8
- Refresh Rate
 - 512-cycle refresh in 8ms None
 - 512-cycle refresh in 64ms, SELF REFRESH S
- Packages
 - Plastic SOJ (400 mil) DJ
 - Plastic TSOP (400 mil) TG

MARKING

• Part Number Example: MT4LC16257DJ-7 S

*60ns specifications are limited to a Vcc range of ±0.15V


KEY TIMING PARAMETERS

SPEED	t _{RC}	t _{RAC}	t _{PC}	t _{AA}	t _{CAC}	t _{RP}
-6	110ns	60ns	35ns	30ns	15ns	40ns
-7	130ns	70ns	40ns	35ns	20ns	50ns
-8	150ns	80ns	45ns	40ns	20ns	60ns

GENERAL DESCRIPTION

The MT4LC16257(S) is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x16 configuration. The MT4LC16257(S) has both BYTE WRITE and WORD WRITE access cycles via two $\overline{\text{CAS}}$ pins. $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$ function in an identical manner to $\overline{\text{CAS}}$ in that either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ will generate an internal $\overline{\text{CAS}}$.

PIN ASSIGNMENT (Top View)




FPM DRAM

The MT4LC16257(S) $\overline{\text{CAS}}$ function and timing are determined by the first $\overline{\text{CAS}}$ ($\overline{\text{CASL}}$ or $\overline{\text{CASH}}$) to transition LOW and by the last to transition back HIGH. Use of only one of the two results in a BYTE WRITE cycle. $\overline{\text{CASL}}$ transitioning LOW selects a WRITE cycle for the lower byte (DQ1-DQ8) and $\overline{\text{CASH}}$ transitioning LOW selects a WRITE cycle for the upper byte (DQ9-DQ16). BYTE READ cycles are achieved through $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ in the same manner during READ cycles for the MT4LC16257(S).

FUNCTIONAL BLOCK DIAGRAM

FPM DRAM



FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 18 address bits during READ or WRITE cycles. These are entered 9 bits (A0-A8) at a time. \overline{RAS} is used to latch the first 9 bits and \overline{CAS} the latter 9 bits.

The \overline{CAS} control also determines whether the cycle will be a refresh cycle (\overline{RAS} ONLY) or an active cycle (READ, WRITE or READ WRITE) once \overline{RAS} goes LOW.

The \overline{CASL} and \overline{CASH} inputs internally generate a \overline{CAS} signal functioning in an identical manner to the single \overline{CAS} input on the other 256K x 16 DRAMs. The key difference is each \overline{CAS} controls its corresponding DQ tristate logic (in conjunction with \overline{OE} and \overline{WE}). \overline{CASL} controls DQ1 through DQ8 and \overline{CASH} controls DQ9 through DQ16.

The \overline{CAS} function is determined by the first \overline{CAS} (\overline{CASL} or \overline{CASH}) to transition LOW and the last one to transition back HIGH. The two \overline{CAS} controls provide BYTE READ and BYTE WRITE cycle capabilities.

A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. Taking \overline{WE} LOW will initiate a WRITE cycle, selecting DQ1 through DQ16. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after \overline{CAS} goes LOW and data reaches the output pins, data-

out (Q) is activated and retains the selected cell data as long as \overline{CAS} and \overline{OE} remain LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ WRITE cycle.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O and pin direction is controlled by \overline{OE} .

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A8) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the \overline{RAS} high time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE) or \overline{RAS} refresh cycle (\overline{RAS} ONLY, CBR, or HIDDEN) so that all 512 combinations of \overline{RAS} addresses (A0-A8) are executed at least every 8ms, regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control.




Figure 1
WORD AND BYTE WRITE EXAMPLE

BYTE ACCESS CYCLE

The **BYTE WRITE** mode is determined by the use of $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$. Enabling $\overline{\text{CASL}}$ will select a lower **BYTE WRITE** cycle (DQ1-DQ8) while enabling $\overline{\text{CASH}}$ will select an upper **BYTE WRITE** cycle (DQ9-DQ16). Enabling both $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$ selects a **WORD WRITE** cycle.

The MT4LC16257(S) can be viewed as two 256K x 8 DRAMS which have common input controls, with the exception of the $\overline{\text{CAS}}$ inputs. Figure 1 illustrates the MT4LC16257(S) **BYTE WRITE** and **WORD WRITE** cycles.

The MT4LC16257(S) also has **BYTE READ** and **WORD READ** cycles, since it uses two $\overline{\text{CAS}}$ inputs to control its byte accesses. Figure 2 illustrates the MT4LC16257(S) **BYTE READ** and **WORD READ** cycles.

REFRESH

An optional **SELF REFRESH** mode is also available. The "S" version allows the user the choice of a fully static low-

power data retention mode or a dynamic refresh mode at the extended refresh period.

The optional **SELF REFRESH** feature is initiated by performing a **CBR REFRESH** cycle and holding $\overline{\text{RAS}}$ LOW for the specified t_{RASS} . Additionally, the "S" version allows for an extended refresh rate of 125µs per row if using distributed **CBR REFRESH**. This refresh rate can be applied during normal operation or during a standby mode.

The **SELF REFRESH** mode is terminated by driving $\overline{\text{RAS}}$ HIGH for a minimum time of $t_{\text{RPS}} (\approx t_{\text{RC}})$. This delay allows for the completion of any internal refresh cycles that may be in process at the time of the $\overline{\text{RAS}}$ LOW-to-HIGH transition. If the DRAM controller uses a distributed **CBR REFRESH** sequence, a burst refresh is not required upon exiting **SELF REFRESH** mode. However, if the DRAM controller utilizes **RAS ONLY** or burst refresh sequence, all rows must be refreshed within 300µs prior to the resumption of normal operation.




Figure 2
WORD AND BYTE READ EXAMPLE

TRUTH TABLE

FUNCTION	RAS	CASL	CASH	WE	OE	ADDRESSES		DQs	NOTES	
						IR	IC			
Standby	H	H→X	H→X	X	X	X	X	High-Z		
READ: WORD	L	L	L	H	L	ROW	COL	Data-Out		
READ: LOWER BYTE	L	L	H	H	L	ROW	COL	Lower Byte, Data-Out Upper Byte, High-Z		
READ: UPPER BYTE	L	H	L	H	L	ROW	COL	Lower Byte, High-Z Upper Byte, Data-Out		
WRITE: WORD (EARLY WRITE)	L	L	L	L	X	ROW	COL	Data-In		
WRITE: LOWER BYTE (EARLY)	L	L	H	L	X	ROW	COL	Lower Byte, Data-In Upper Byte, High-Z		
WRITE: UPPER BYTE (EARLY)	L	H	L	L	X	ROW	COL	Lower Byte, High-Z Upper Byte, Data-In		
READ WRITE	L	L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2	
PAGE-MODE READ	1st Cycle	L	H→L	H→L	H	L	ROW	COL	Data-Out	2
	2nd Cycle	L	H→L	H→L	H	L	n/a	COL	Data-Out	2
PAGE-MODE WRITE	1st Cycle	L	H→L	H→L	L	X	ROW	COL	Data-In	1
	2nd Cycle	L	H→L	H→L	L	X	n/a	COL	Data-In	1
PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2
	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1, 2
HIDDEN REFRESH	READ	L→H→L	L	L	H	L	ROW	COL	Data-Out	2
	WRITE	L→H→L	L	L	L	X	ROW	COL	Data-In	1, 3
RAS-ONLY REFRESH	L	H	H	X	X	ROW	n/a	High-Z		
CBR REFRESH	H→L	L	L	X	X	X	X	High-Z	4	
SELF REFRESH (MT4C16257 S only)	H→L	L	X	X	X	X	X	High-Z		

FPM DRAM

- NOTE:**
1. These WRITE cycles may also be BYTE WRITE cycles (either CASL or CASH active).
 2. These READ cycles may also be BYTE READ cycles (either CASL or CASH active).
 3. EARLY WRITE only.
 4. At least one of the two CAS signals must be active (CASL or CASH).



FPM DRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +4.6V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +150°C
 Power Dissipation 1.2W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (0°C ≤ T_A ≤ 70°C; Vcc = +3.3V ±0.3V**)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC} **	3.0	3.6	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.0	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ V _{CC} (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 3.6V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -2mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 2mA)	V _{OL}		0.4	V	

**60ns specifications are limited to a Vcc range of ±0.15V.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS
(Notes: 1, 6, 7) ($V_{CC} = +3.3V \pm 0.3V^{**}$)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6**	-7	-8		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)		lcc1	1	1	1	mA
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	lcc2	500	500	500	μA	25
	lcc2 (S only)	100	100	100	μA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [MIN]$)	lcc3	120	110	100	mA	3, 4, 40
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC} = t_{PC} [MIN]$; t_{CP} , $t_{ASC} = 10ns$)	lcc4	70	60	50	mA	3, 4, 40
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$; $t_{RC} = t_{RC} [MIN]$)	lcc5	120	110	100	mA	3
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [MIN]$)	lcc6	120	110	100	mA	3, 5
REFRESH CURRENT: Extended (S version only) Average power supply current, $\overline{CAS} = 0.2V$ or CBR cycling; $t_{RAS} = t_{RAS} (MIN)$; \overline{WE} , A0-A8 and $D_{IN} = V_{CC} - 0.2V$ or $0.2V$ (D_{IN} may be left open)	lcc7 (S only)	150	150	150	μA	3, 5
REFRESH CURRENT: SELF (S version only) Average power supply current, CBR cycling with $t_{RAS} \geq t_{RASS} (MIN)$ and \overline{CAS} held LOW; $\overline{WE} = V_{CC} - 0.2V$; A0-A8 and $D_{IN} = V_{CC} - 0.2V$ or $0.2V$ (D_{IN} may be left open)	lcc8 (S only)	150	150	150	μA	5, 41

**60ns specifications are limited to a V_{CC} range of $\pm 0.15V$.

FPM DRAM

CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C _{I1}	5	pF	2
Input Capacitance: RAS, CASL, CASH, WE, OE	C _{I2}	7	pF	2
Input/Output Capacitance: DQ (SOJ, TSOP)	C _{I0}	7	pF	2

FPM DRAM
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{CC} = +3.3V ±0.3V*)

AC CHARACTERISTICS	PARAMETER	SYM	-6*		-7		-8		UNITS	NOTES
			MIN	MAX	MIN	MAX	MIN	MAX		
Access time from column-address	t _{AA}			30		35		40	ns	
Column-address hold time (referenced to RAS)	t _{AR}		50		55		60		ns	
Column-address setup time	t _{ASC}		0		0		0		ns	29
Row-address setup time	t _{ASR}		0		0		0		ns	
Column-address to WE delay time	t _{AWD}		55		60		65		ns	21
Access time from CAS	t _{CAC}			15		20		20	ns	15, 31
Column-address hold time	t _{CAH}		10		15		15		ns	29
CAS pulse width	t _{CAS}		15	10,000	20	10,000	20	10,000	ns	37
CAS hold time entering SELF REFRESH	t _{CHD}		10		10		10		ns	41
CAS hold time (CBR REFRESH)	t _{CHR}		10		10		10		ns	5, 30
Last CAS going LOW to first CAS returning HIGH	t _{CLCH}		10		10		10		ns	32
CAS to output in Low-Z	t _{CLZ}		3		3		3		ns	31
CAS precharge time	t _{CP}		10		10		10		ns	16, 34
Access time from CAS precharge	t _{CPA}			35		40		45	ns	31
CAS to RAS precharge time	t _{CRP}		8		10		10		ns	30
CAS hold time	t _{CSH}		60		70		80		ns	30
CAS setup time (CBR REFRESH)	t _{CSR}		10		10		10		ns	5, 29
CAS to WE delay time	t _{CWD}		40		45		45		ns	21, 29
Write command to CAS lead time	t _{CWL}		15		20		20		ns	26, 30
Data-in hold time	t _{DH}		10		15		15		ns	22, 31
Data-in hold time (referenced to RAS)	t _{DHR}		45		55		60		ns	
Data-in setup time	t _{DS}		0		0		0		ns	22, 31
Output disable time	t _{OD}		3	15	3	15	3	15	ns	28, 39
Output Enable time	t _{OE}			15		20		20	ns	31
OE hold time from WE during READ-MODIFY-WRITE cycle	t _{OEH}		15		20		20		ns	27
Output buffer turn-off delay	t _{OFF}		3	15	3	15	3	15	ns	20, 28, 31
OE setup prior to RAS during HIDDEN REFRESH cycle	t _{ORD}		0		0		0		ns	

 *60ns specifications are limited to a V_{CC} range of ±0.15V.



MT4LC16257(S)
256K x 16 DRAM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (Vcc = +3.3V ±0.3V*)

AC CHARACTERISTICS	PARAMETER	SYM	-6*		-7		-8		UNITS	NOTES
			MIN	MAX	MIN	MAX	MIN	MAX		
FAST-PAGE-MODE READ or WRITE cycle time	¹ PC		35		40		45		ns	33
FAST-PAGE-MODE READ-WRITE cycle time	¹ PRWC		85		95		100		ns	33
Access time from RAS	¹ RAC			60		70		80	ns	14
RAS to column-address delay time	¹ RAD		15	30	15	35	15	40	ns	18
Row-address hold time	¹ RAH		10		10		10		ns	
Column-address to RAS lead time	¹ RAL		30		35		40		ns	
RAS pulse width	¹ RAS		60	10,000	70	10,000	80	10,000	ns	
RAS pulse width (PAGE MODE)	¹ RASP		60	100,000	70	100,000	80	100,000	ns	
RAS pulse width entering SELF REFRESH	¹ RASS		100		100		100		µs	41
Random READ or WRITE cycle time	¹ RC		110		130		150		ns	
RAS to CAS delay time	¹ RCD		20	45	20	50	20	60	ns	17, 29
Read command hold time (referenced to CAS)	¹ RCH		0		0		0		ns	19, 26, 30
Read command setup time	¹ RCS		0		0		0		ns	26, 29
Refresh period (512 cycles) MT4LC16257 / MT4LC16257 S	¹ REF			8/64		8/64		8/64	ms	
RAS precharge time	¹ RP		40		50		60		ns	
RAS to CAS precharge time	¹ RPC		10		10		10		ns	
RAS precharge time exiting SELF REFRESH	¹ RPS		110		130		150		µs	41
Read command hold time (referenced to RAS)	¹ RRH		0		0		0		ns	19
RAS hold time	¹ RSH		15		20		20		ns	38
READ WRITE cycle time	¹ RWC		150		175		195		ns	
RAS to WE delay time	¹ RWD		85		95		105		ns	21
Write command to RAS lead time	¹ RWL		15		20		20		ns	26
Transition time (rise or fall)	¹ T		3	50	3	50	3	50	ns	
Write command hold time	¹ WCH		10		10		10		ns	26, 38
Write command hold time (referenced to RAS)	¹ WCR		45		55		60		ns	26
Write command setup time	¹ WCS		0		0		0		ns	21, 26, 29
Write command pulse width	¹ WP		10		10		10		ns	26

*60ns specifications are limited to a Vcc range of ±0.15V.

FPM DRAM



NOTES


1. All voltages referenced to V_{SS}.
2. This parameter is sampled. V_{CC} = +3.3V; f = 1 MHz.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
7. An initial pause of 100μs is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the REF refresh requirement is exceeded.
8. AC characteristics assume t_T = 5ns.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If CAS = V_{IH}, data output is High-Z.
12. If CAS = V_{IL}, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to one TTL gates and 50pF, V_{OL} = 0.80 and V_{OH} = 2.0V.
14. Assumes that t_{RCD} < t_{RCD} (MAX). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that t_{RCD} ≥ t_{RCD} (MAX).
16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, CAS must be pulsed HIGH for t_{CP}.
17. Operation within the t_{RCD} (MAX) limit ensures that t_{RAC} (MAX) can be met. t_{RCD} (MAX) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (MAX) limit, access time is controlled exclusively by t_{CAC}.
18. Operation within the t_{RAD} limit ensures that t_{RCD} (MAX) can be met. t_{RAD} (MAX) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (MAX) limit, access time is controlled exclusively by t_{AA}.
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. t_{OFF} (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to V_{OH} or V_{OL}. The 3ns minimum is a parameter guaranteed by design.
21. t_{WCS}, t_{RWD}, t_{AWD} and t_{CWD} are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycles only. If t_{WCS} ≥ t_{WCS} (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If t_{RWD} ≥ t_{RWD} (MIN), t_{AWD} ≥ t_{AWD} (MIN) and t_{CWD} ≥ t_{CWD} (MIN), the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of Q (at access time and until CAS or OE goes back to V_{IH}) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE WRITE (OE-controlled) cycle.
22. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. During a READ cycle, if OE is LOW then taken HIGH before CAS goes HIGH, Q goes open. If OE is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE operation is not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW and OE = HIGH.
25. All other inputs at V_{CC} -0.2V.
26. Write command is defined as WE going LOW on the MT4LC16257(S).
27. LATE WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OE} met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously written data if CAS remains LOW and OE is taken back LOW after t_{OE} is met. If CAS goes HIGH prior to OE going back LOW, the DQs will remain open.
28. The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If CAS goes HIGH before OE, the DQs will open regardless of the state of the OE. If CAS stays LOW while OE is brought HIGH, the DQs will open. If OE is brought back LOW (CAS still LOW), the DQs will provide the previously read data.
29. The first CASx edge to transition LOW.
30. The last CASx edge to transition HIGH.
31. Output parameter (DQx) is referenced to corresponding CAS input, DQ1-DQ8 by CASL and DQ9-DQ16 by CASH.

NOTES (continued)


32. Last falling $\overline{\text{CASx}}$ edge to first rising $\overline{\text{CASx}}$ edge.
33. Last rising $\overline{\text{CASx}}$ edge to next cycle's last rising $\overline{\text{CASx}}$ edge.
34. Last rising $\overline{\text{CASx}}$ edge to first falling $\overline{\text{CASx}}$ edge.
35. First DQs controlled by the first $\overline{\text{CASx}}$ to go LOW.
36. Last DQs controlled by the last $\overline{\text{CASx}}$ to go HIGH.
37. Each $\overline{\text{CASx}}$ must meet minimum pulse width.
38. Last $\overline{\text{CASx}}$ to go LOW.
39. All DQs controlled, regardless of $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$.
40. Column-address changed once while $\overline{\text{RAS}} = V_{\text{IL}}$ and $\overline{\text{CAS}} = V_{\text{IH}}$.
41. If the DRAM controller uses a burst refresh, a burst refresh of all rows must be executed upon exiting SELF REFRESH.

FPM DRAM

READ CYCLE




EARLY WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE cycles)




FPM DRAM

FAST-PAGE-MODE READ CYCLE




▨ DON'T CARE
▩ UNDEFINED

RAS-ONLY REFRESH CYCLE
(\overline{OE} and \overline{WE} = DON'T CARE)



CBR REFRESH CYCLE
(Addresses and \overline{OE} = DON'T CARE)




DON'T CARE
 UNDEFINED


NOTE: 1. t_{WRP} and t_{WRH} are for system design reference only. The \overline{WE} signal is actually a "don't care" at \overline{RAS} time during a CBR REFRESH. However, \overline{WE} should be held HIGH at \overline{RAS} time during a CBR REFRESH to ensure compatibility with other DRAMs which require \overline{WE} HIGH at \overline{RAS} time during a CBR REFRESH.

SELF REFRESH CYCLE
(Addresses and \overline{OE} = DON'T CARE)

FPM DRAM



HIDDEN REFRESH CYCLE²⁴
(\overline{WE} = HIGH; \overline{OE} = LOW)



- NOTE:**
- ¹ t_{WRP} and t_{WRH} are for system design reference only. The \overline{WE} signal is actually a "don't care" at \overline{RAS} time during a CBR REFRESH. However, \overline{WE} should be held HIGH at \overline{RAS} time during a CBR REFRESH to ensure compatibility with other DRAMs which require \overline{WE} HIGH at \overline{RAS} time during a CBR REFRESH.
 - Once t_{RASS} (MIN) is met and \overline{RAS} remains LOW, the DRAM will enter SELF REFRESH mode.
 - Once t_{RPS} is satisfied, a complete burst of all rows should be executed.