

# MH1M09B1J-7,-8,-10/ MH1M09B1JA-7,-8,-10

**NIBBLE MODE 1048576-WORD BY 9-BIT DYNAMIC RAM**

## DESCRIPTION

The MH1M09B1J, JA is 1048576 word x 9 bit dynamic RAM and consists of nine industry standard 1M x 1 dynamic RAMs in SOJ.

The mounting of SOJ on a single in-line package provides any application where high densities and large quantities of memory are required.


## FEATURES

- Performance ranges

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
MH1M09B1J-7 MH1M09B1JA-7	70	140	2070
MH1M09B1J-8 MH1M09B1JA-8	80	160	1800
MH1M09B1J-10 MH1M09B1JA-10	100	190	1575

- Utilizes industry standard 1M RAMs in SOJ
- 30 pins Single In-line Package
- Single +5V ( $\pm 10\%$ ) supply operation
- Low standby power dissipation 24.8mW (max) CMOS input level
- Low operation power dissipation:
  - MH1M09B1J-7, MH1M09B1JA-7 . . . 3.96W (max)
  - MH1M09B1J-8, MH1M09B1JA-8 . . . 3.47W (max)
  - MH1M09B1J-10, MH1M09B1JA-10 . . . 2.97W (max)
- All inputs are directly TTL compatible
- All outputs are three-state and directly TTL compatible
- Includes (0.22 $\mu$ F x 9) decoupling capacitors
- 512 refresh cycles every 8ms, A<sub>9</sub> Pin is not need for refresh
- Common  $\overline{\text{CAS}}$  control for eight common Data-In and Data-Out lines.
- Separate  $\overline{\text{CAS}}$  ( $\overline{\text{CASP}}$ ) control for one separate pair of Data-In and Data-Out lines.
- The common I/O feature dictates the use of only early write operation to prevent contention on Data-In and

## PIN CONFIGURATION (TOP VIEW)




Outline 30N5A (MH1M09B1JA) 30N9A (MH1M09B1J)  
NC NO CONNECTION

- Data-Out.
- Bit nine (DP, QP) controlled by  $\overline{\text{CASP}}$  is generally used for parity.

## APPLICATION

Main memory unit for computers, Refresh memory.

## BLOCK DIAGRAM



# MH1M09B1J-7,-8,-10/MH1M09B1JA-7,-8,-10

## NIBBLE MODE 1048576-WORD BY 9-BIT DYNAMIC RAM

### FUNCTION

The MH1M09B1J, JA provide, in addition to normal read, and early write operations, a number of other functions, e.g., Nibble mode.  $\overline{\text{RAS}}$ -only refresh and  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh. The input conditions for each are shown in Table 1.

**Table 1 Input conditions for each mode**

Operation	Inputs					Input/Output		Refresh	Remark
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	Row address	Column address	Input	Output		
Read	ACT	ACT	NAC	APD	APD	OPN	VLD	YES	Nibble mode identical
Early write	ACT	ACT	ACT	APD	APD	VLD	OPN	YES	
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	APD	DNC	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	DNC	OPN	VLD	YES	
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	ACT	ACT	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note: ACT active, NAC nonactive, DNC don't care, VLD valid, APD applied, OPN open

**Table 2 Nibble Mode Addressing Sequence Example**

Sequence	Nibble bit	Column address										Row address										External address
		A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	A <sub>4</sub>	A <sub>5</sub>	A <sub>6</sub>	A <sub>7</sub>	A <sub>8</sub>	A <sub>9</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	A <sub>4</sub>	A <sub>5</sub>	A <sub>6</sub>	A <sub>7</sub>	A <sub>8</sub>	A <sub>9</sub>	
$\overline{\text{RAS}}/\overline{\text{CAS}}$	1	0	1	0	1	0	1	0	1	0	0	0	1	0	1	0	1	0	1	0	0	Internal generate address
toggle $\overline{\text{CAS}}$	2	0	1	0	1	0	1	0	1	0	0	0	1	0	1	0	1	0	1	0	1	
toggle $\overline{\text{CAS}}$	3	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	0	
toggle $\overline{\text{CAS}}$	4	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	
toggle $\overline{\text{CAS}}$	1	0	1	0	1	0	1	0	1	0	0	0	1	0	1	0	1	0	1	0	0	



**MH1M09B1J-7,-8,-10/MH1M09B1JA-7,-8,-10****NIBBLE MODE 1048576-WORD BY 9-BIT DYNAMIC RAM****ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage	With respect to V <sub>SS</sub>	-1 ~ 7	V
V <sub>I</sub>	Input voltage		-1 ~ 7	V
V <sub>O</sub>	Output voltage		-1 ~ 7	V
I <sub>O</sub>	Output current		50	mA
P <sub>d</sub>	Power dissipation	T <sub>a</sub> = 25°C	9	W
T <sub>opr</sub>	Operating temperature		0 ~ 70	°C
T <sub>stg</sub>	Storage temperature		-40 ~ 125	°C

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub> = 0 ~ 70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
V <sub>SS</sub>	Supply voltage	0	0	0	V
V <sub>IH</sub>	High-level input voltage, all inputs	2.4		6.5	V
V <sub>IL</sub>	Low-level input voltage, all inputs	-1.0		0.8	V

Note 1: All voltage values are with respect to V<sub>SS</sub>.

**ELECTRICAL CHARACTERISTICS** (T<sub>a</sub> = 0 ~ 70°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -5mA	2.4		V <sub>CC</sub>	V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4.2mA	0		0.4	V
I <sub>OZ</sub>	Off-state output current	QP floating 0V ≤ V <sub>OUT</sub> ≤ 5.5V	-20		20	μA
I <sub>I</sub>	Input current	0V ≤ V <sub>IH</sub> ≤ 6.5V, Other input pins = 0V	-90		90	μA
I <sub>CC1(AV)</sub>	Average supply current from V <sub>CC</sub> operating (Note 3, 4)	MH1M09B1-7			720	mA
		MH1M09B1-8			630	
		MH1M09B1-10			540	
I <sub>CC2</sub>	Supply current from V <sub>CC</sub> , standby	RAS = CAS = V <sub>IH</sub> , output open			18	mA
		RAS = CAS ≥ V <sub>CC</sub> - 0.5, output open			4.5	
I <sub>CC3(AV)</sub>	Average supply current from V <sub>CC</sub> refreshing (Note 3)	MH1M09B1-7			720	mA
		MH1M09B1-8			630	
		MH1M09B1-10			540	
I <sub>CC5(AV)</sub>	Average supply current from V <sub>CC</sub> Nibble mode (Note 3, 4)	MH1M09B1-7			315	mA
		MH1M09B1-8			315	
		MH1M09B1-10			270	
I <sub>CC6(AV)</sub>	Average supply current from V <sub>CC</sub> CAS before RAS refresh mode (Note 3)	MH1M09B1-7			720	mA
		MH1M09B1-8			630	
		MH1M09B1-10			540	

Note 2: Current flowing into an IC is positive, out is negative.

3: I<sub>CC1(AV)</sub>, I<sub>CC3(AV)</sub>, I<sub>CC5(AV)</sub> and I<sub>CC6(AV)</sub> are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: I<sub>CC1(AV)</sub> and I<sub>CC5(AV)</sub> are dependent on output loading. Specified values are obtained with the output open.

**CAPACITANCE** (T<sub>a</sub> = 0 ~ 70°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C <sub>I(A)</sub>	Input capacitance, address inputs	V <sub>I</sub> = V <sub>SS</sub> f = 1MHz V <sub>I</sub> = 25mVrms			60	pF
C <sub>I(DQ)</sub>	Data input/data output capacitance				17	pF
C <sub>I(W)</sub>	Input capacitance, write control input				75	pF
C <sub>I(RAS)</sub>	Input capacitance, RAS input				75	pF
C <sub>I(CAS)</sub>	Input capacitance, CAS input				70	pF
C <sub>I(CASP)</sub>	Input capacitance, CASP input				15	pF
C <sub>I(DP)</sub>	Input capacitance				15	pF
C <sub>O(OP)</sub>	Output capacitance		V <sub>O</sub> = V <sub>SS</sub> , f = 1MHz, V <sub>I</sub> = 25mVrms			12

## MH1M09B1J-7,-8,-10/MH1M09B1JA-7,-8,-10

## NIBBLE MODE 1048576-WORD BY 9-BIT DYNAMIC RAM

SWITCHING CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted) (Note 5)

Symbol	Parameter	Limits						Unit
		MH1M09B1-7		MH1M09B1-8		MH1M09B1-10		
		Min	Max	Min	Max	Min	Max	
$t_{CAC}$	Access time from $\overline{CAS}$ (Note 6, 7)		20		20		25	ns
$t_{RAC}$	Access time from $\overline{RAS}$ (Note 6, 8)		70		80		100	ns
$t_{NAC}$	Access time from $\overline{CAS}$ (Nibble mode) (Note 6, 9)		20		20		25	ns
$t_{CAA}$	Column address access time (Note 6, 10)		35		40		50	ns
$t_{CLZ}$	Output low impedance time from $\overline{CAS}$ low (Note 6)	5		5		5		ns
$t_{OFF}$	Output disable time after $\overline{CAS}$ high (Note 11)	0	20	0	20	0	25	ns

Note 5: An initial pause of 500 $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$  or  $\overline{RAS}/\overline{CAS}$  cycles before proper device operation is achieved.

Note that  $\overline{RAS}$  may be cycled during the initial pause. And any 8  $\overline{RAS}$  or  $\overline{RAS}/\overline{CAS}$  cycles are required after prolonged periods of  $\overline{RAS}$  inactivity before proper device operation is achieved.

6: Measured with a load circuit equivalent to 2TTL loads and 100pF.

7: Assume that  $t_{RCD} \geq t_{RCD(max)}$  and  $t_{RAD(max)} \geq t_{RAD}$ .

8: Assume that  $t_{RCD} \leq t_{RCD(max)}$  and  $t_{RAD} \leq t_{RAD(max)}$ .

9: Assume that  $\overline{CAS}$  access time at the 2nd, 3rd and 4th  $\overline{CAS}$  cycles on nibble mode.

10: Assume that  $t_{RCD} - t_{RAD} \leq t_{CAA(max)} - t_{CAC(max)}$  and  $t_{RCD} \geq t_{RCD(max)}$ .

11:  $t_{OFF(max)}$  defines the time at which the output achieves the high impedance state ( $I_{OUT} \leq \pm 10\mu\text{A}$ ) and is not reference to  $V_{OH(min)}$  or  $V_{OL(max)}$ .

## TIMING REQUIREMENTS (For Read, Write, Nibble Mode Cycles)

( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted, see notes 12, 13)

Symbol	Parameter	Limits						Unit
		MH1M09B1-7		MH1M09B1-8		MH1M09B1-10		
		Min	Max	Min	Max	Min	Max	
$t_{REF}$	Refresh cycle time		8		8		8	ms
$t_{RP}$	$\overline{RAS}$ high pulse width	60		70		80		ns
$t_{RCD}$	Delay time, $\overline{RAS}$ low to $\overline{CAS}$ low (Note 14)	20	50	25	60	25	75	ns
$t_{CRP}$	Delay time, $\overline{CAS}$ high to $\overline{RAS}$ low (Note 15)	10		10		10		ns
$t_{CPN}$	$\overline{CAS}$ high pulse width (Note 16)	30		35		35		ns
$t_{RAD}$	Column address delay time from $\overline{RAS}$ low (Note 17)	15	35	20	40	20	50	ns
$t_{ASR}$	Row address setup time before $\overline{RAS}$ low	0		0		0		ns
$t_{ASC}$	Column address setup time before $\overline{CAS}$ low (Note 18)	0	10	0	15	0	20	ns
$t_{RAH}$	Row address hold time after $\overline{RAS}$ low	10		15		15		ns
$t_{CAH}$	Column address hold time after $\overline{CAS}$ low	15		20		20		ns
$t_T$	Transition time (Note 19)	3	50	3	50	3	50	ns

Note 12: The timing requirements are assumed  $t_T = 5$  ns

13:  $V_{IH(min)}$  and  $V_{IL(max)}$  are reference levels for measuring timing of input signals

14:  $t_{RCD(max)}$  is specified as a reference point only. If  $t_{RCD}$  is less than  $t_{RCD(max)}$ , access time is  $t_{RAC}$ . If  $t_{RCD}$  is greater than  $t_{RCD(max)}$ , access time is defined as  $t_{CAC}$  and  $t_{CAA}$  as shown in notes 7, 10.

15:  $t_{CRP}$  requirement is applicable for All  $\overline{RAS}/\overline{CAS}$  cycles

16:  $t_{CPN(min)}$  is specified as  $t_{CPN(min)} = t_{RCD(min)} + t_{CRP(min)}$  except for  $t_{NCP}$  of Nibble mode cycle.

17:  $t_{RAD(max)}$  is specified as a reference point only. If  $t_{RAD} \geq t_{RAD(max)}$ , access time is assumed by  $t_{CAA}$  for read cycle.

18:  $t_{ASC(max)}$  is specified as a reference point only of address access time.

19:  $t_T$  is measured between  $V_{IH(min)}$  and  $V_{IL(max)}$ .

## Read and Refresh Cycles

Symbol	Parameter	Limits						Unit
		MH1M09B1-7		MH1M09B1-8		MH1M09B1-10		
		Min	Max	Min	Max	Min	Max	
$t_{RC}$	Read cycle time	140		160		190		ns
$t_{RAS}$	$\overline{RAS}$ low pulse width	70	10000	80	10000	100	10000	ns
$t_{CAS}$	$\overline{CAS}$ low pulse width	20	10000	20	10000	25	10000	ns
$t_{CSH}$	$\overline{CAS}$ hold time after $\overline{RAS}$ low	70		80		100		ns
$t_{RSH}$	$\overline{RAS}$ hold time after $\overline{CAS}$ low	20		20		25		ns
$t_{RCS}$	Read setup time before $\overline{CAS}$ low	0		0		0		ns
$t_{RCH}$	Read hold time after $\overline{CAS}$ high (Note 20)	0		0		0		ns
$t_{RRH}$	Read hold time after $\overline{RAS}$ high (Note 20)	10		10		10		ns
$t_{RAL}$	Column address to $\overline{RAS}$ setup time	35		40		50		ns
$t_{RPC}$	Precharge to $\overline{CAS}$ active time	0		0		0		ns

Note 20: Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.

# MH1M09B1J-7,-8,-10/MH1M09B1JA-7,-8,-10

## NIBBLE MODE 1048576-WORD BY 9-BIT DYNAMIC RAM

### Write Cycle

Symbol	Parameter	Limits						Unit
		MH1M09B1-7		MH1M09B1-8		MH1M09B1-10		
		Min	Max	Min	Max	Min	Max	
t <sub>WC</sub>	Write cycle time	140		160		190		ns
t <sub>RAS</sub>	RAS low pulse width	70	10000	80	10000	100	10000	ns
t <sub>CAS</sub>	CAS low pulse width	20	10000	20	10000	25	10000	ns
t <sub>CSH</sub>	CAS hold time after RAS low	70		80		100		ns
t <sub>RSH</sub>	RAS hold time after CAS low	20		20		25		ns
t <sub>WCS</sub>	Write setup time before CAS low (Note 21)	0		0		0		ns
t <sub>WCH</sub>	Write hold time after CAS low	15		15		20		ns
t <sub>WP</sub>	Write pulse width	15		15		20		ns
t <sub>DS</sub>	Data setup time	0		0		0		ns
t <sub>DH</sub>	Data hold time after CAS low	15		15		20		ns

Note 21: When t<sub>WCS</sub> < t<sub>WCS(min)</sub>, Data input will contend with the data output because of the common I/O feature.

### CAS before RAS Refresh Cycle (Note 22)

Symbol	Parameter	Limits						Unit
		MH1M09B1-7		MH1M09B1-8		MH1M09B1-10		
		Min	Max	Min	Max	Min	Max	
t <sub>CSR</sub>	CAS setup time for CAS before RAS refresh	10		10		10		ns
t <sub>CHR</sub>	CAS hold time for CAS before RAS refresh	15		15		20		ns
t <sub>RPC</sub>	Precharge to CAS active time	0		0		0		ns

Note 22: Eight or more CAS before RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

### Nibble Mode Cycle (Read, Write Cycle)


Symbol	Parameter	Limits						Unit
		MH1M09B1-7		MH1M09B1-8		MH1M09B1-10		
		Min	Max	Min	Max	Min	Max	
t <sub>NC</sub>	Nibble mode cycle time	40		40		45		ns
t <sub>NRWC</sub>	Nibble mode Read-Write, Read-Modify-Write cycle time	65		65		75		ns
t <sub>NCAS</sub>	Nibble mode CAS low pulse width	20	10000	20	10000	25	10000	ns
t <sub>NCRW</sub>	Nibble mode CAS low pulse width for R-W, R-M-W cycle	45	10000	45	10000	55	10000	ns
t <sub>NCP</sub>	Nibble mode CAS precharge time	10		10		10		ns
t <sub>NRSH</sub>	Nibble mode RAS hold time	20		20		25		ns
t <sub>NCWD</sub>	Nibble mode CAS to write delay	20		20		25		ns
t <sub>NRWL</sub>	Nibble mode Write to RAS lead time	20		20		25		ns
t <sub>NCWL</sub>	Nibble mode Write to CAS lead time	20		20		25		ns
t <sub>NWCS</sub>	Nibble mode Write setup time before CAS	0		0		0		ns
t <sub>NWCH</sub>	Nibble mode Write hold time after CAS	15		15		20		ns

# MH1M09B1J-7,-8,-10/MH1M09B1JA-7,-8,-10

## NIBBLE MODE 1048576-WORD BY 9-BIT DYNAMIC RAM

### Timing Diagrams (Note 23)

#### Read Cycle




Note 23  Indicates the don't care input.

# MH1M09B1J-7,-8,-10/MH1M09B1JA-7,-8,-10

## NIBBLE MODE 1048576-WORD BY 9-BIT DYNAMIC RAM


### Early Write Cycle



# MH1M09B1J-7,-8,-10/MH1M09B1JA-7,-8,-10


## NIBBLE MODE 1048576-WORD BY 9-BIT DYNAMIC RAM

### RAS only Refresh Cycle (Note 24)




Note 24:  $\overline{W}$ , DP = don't care,  $A_9$  may be  $V_{IH}$  or  $V_{IL}$ .

### CAS before RAS Refresh Cycle (Note 25)




Note 25:  $\overline{W}$ , DP = don't care

**MH1M09B1J-7,-8,-10/MH1M09B1JA-7,-8,-10****NIBBLE MODE 1048576-WORD BY 9-BIT DYNAMIC RAM****Hidden Refresh Cycle**

# MH1M09B1J-7,-8,-10/MH1M09B1JA-7,-8,-10

## NIBBLE MODE 1048576-WORD BY 9-BIT DYNAMIC RAM

### Nibble Mode Read Cycle



# MH1M09B1J-7,-8,-10/MH1M09B1JA-7,-8,-10

## NIBBLE MODE 1048576-WORD BY 9-BIT DYNAMIC RAM

### Nibble Mode Write Cycle (Early Write)

