5

Am2942

Programmable Timer/Counter DMA Address Generator

DISTINCTIVE CHARACTERISTICS


- Expandable eight-bit slice
 - Any number of Am2942s can be cascaded. Three devices provide a 48-bit counter.
- Reinitialize capability
 - Counters can be reinitialized from on-chip registers.
- Executes 16 instructions
 - Eight DMA instructions plus eight Timer/Counter instructions.
- Programmable control modes
- Provide four types of control.
- Two independent programmable 8-bit up/down counters
 - Counters can be cascaded to form single-chip 16-bit up/down counter.
- High speed bipolar LSi
 - Typical count frequency of 25MHz and 24mA output current sink capability.

GENERAL DESCRIPTION


The Am2942, a 22-pin version of the Am2940, can be used as a high-speed DMA Address Generator or Programmable Timer/Counter. It provides multiplexed Address and Data lines, for use with a common bus, and additional Instruction Input and Instruction Enable pins. The Am2942 executes 16 instructions; eight are the same as the Am2940 instructions, and eight instructions facilitate the use of the Am2942 as a Programmable Timer/Counter. The Instruction Enable input allows the sharing of the Am2942 instruction field with other devices.

When used as a Timer/Counter, the Am2942 provides two independent, programmable, eight-bit, up-down counters in a 22-pin package. The two on-chip counters can be cascaded to form a single chip, 16-bit counter. Also, any number of chips can be cascaded – for example three cascaded Am2942s form a 48-bit timer/counter.


Reinitialization instructions provide the capability to reinitialize the counters from on-chip registers. Am2942 Programmable Control Modes, identical to those of the Am2940, offer four different types of programmable control.




CONNECTION DIAGRAM Top View



*F-22 Pin Configuration identical to D-22 Note: Pin 1 is marked for orientation




METALLIZATION AND PAD LAYOUT



ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Valid Combinations						
Am2942	DC, DCB, DMB FMB LC, LMB XC, XM					

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

PIN DESCRIPTION									
Pin No.	Pin No. Name I/O Description								
12, 13, 14, 15	l ₀₋₃	I	Selects one of sixteen instructions.						
3	ĀCI	1	Carry-in to the address counter.						
20	ACC	0	Carry-out from the address counter.						
1	WCI	1	arry-in to the word counter.						
2	WCC	0	arry-out from the word counter.						
	D ₀₋₇	1/0	directional data bus.						
9	ÖΕD	Ī	Data bus output enable.						
8	Æ	Ī	Instruction enable for I ₀₋₂ .						
21	DONE	0	Transfer complete signal.						
10	CP	Ī	Clock input. Registers and counters change on the LOW-to-HIGH transition.						

DIM DECODIDATION

Am2942 ARCHITECTURE

As shown in the Block Diagram, the Am2942 consists of the following:

- A three-bit Control Register.
- An eight-bit Address Counter with input multiplexer.
- An eight-bit Address Register.
- An eight-bit Word Counter with input multiplexer.
- An eight-bit Word Count Register.
- Transfer complete circuitry.
- An eight-bit wide data multiplexer with three-state output buffers.
- An instruction decoder.

CONTROL REGISTER

Under instruction control, the Control Register can be loaded or read from the bidirectional DATA lines D_0 - D_7 . Control Register bits 0 and 1 determine the Am2942 Control Mode, and bit 2 determines whether the Address Counter increments or decrements. Figure 1 defines the Control Register format.

Address Counter

The Address Counter, which provides the current memory address, is an eight-bit, binary, up/down counter with full lookahead carry generation. The Address Carry input (ACO) allow cascading to accommodate larger addresses. Under instruction control, the Address Counter can be enabled, disabled, and loaded from the DATA inputs, Do-D₇, or the Address Register. When enabled and the ACI input is LOW, the Address Counter increments/decrements on the LOW-to-HIGH transition of the CLOCK input. CP.

Address Register

The eight-bit Address Register saves the initial address so that it can be restored later in order to repeat a transfer operation. When the LOAD ADDRESS instruction is executed, the Address Register and Address Counter are simultaneously loaded from the DATA inputs, D_0 - D_7 .

Word Counter and Word Count Register

The Word Counter and Word Count Register, which maintain and save a word count, are similar in structure and operation to the Address Counter and Address Register, with the exception that the Word Counter increments in Control Modes 1 and 3, decrements in Control Mode 0 and is disabled in Control Mode 2. The LOAD WORD COUNT instruction simultaneously loads the Word Counter and Word Count Register.

Transfer Complete Circuitry

The Transfer Complete Circuitry is a combinational logic network which detects the completion of the data transfer operation in three Control Modes and generates the DONE output signal. The DONE signal is a open-collector output, which can be dot-anded between chips.

Data Multiplexer

The Data Multiplexer is an eight-bit wide, three-input multiplexer which allows the Address Counter, Word Counter and Control Register to be read at DATA lines D_0 - D_7 . The Data Multiplexer output, Y_0 - Y_7 , is enabled onto DATA lines D_0 - D_7 if and only if the Output Enable input, \overline{OED} , is LOW. (Refer to Figure 2.)

Instruction Decoder

The Instruction Decoder generates required internal control signals as a function of the INSTRUCTION inputs, I_0 - I_3 , Control Register bits, CR_0 - CR_1 , and the INSTRUCTION ENABLE input, $\overline{I_F}$.

Clock

The CLOCK input, CP is used to clock the Address Register, Address Counter, Word Count Register, Word Counter, and Control Register, all on the LOW-to-HIGH transition of the CP signal.

Control Register									
CR ₂	CR ₁	CR ₀							

		Control Mode	Control	Word	DONE Output Signal			
CR ₁	CR ₀	Number	Mode Type	Counter	WCI = LOW	WCI = HIGH		
L	L	0	Word Count Equals Zero	Decrement	HIGH when Word Counter = 1	HIGH when Word Counter = 0		
L.	н.	1	Word Count Compare	Increment	HIGH when Word Counter + 1 = Word Count Reg.	HIGH when Word Counter = Word Count Reg.		
Н	L	2	Address Compare	Hold	HIGH when Word C	ounter = Address Counter		
Н	Н	3	Word Counter Carry Out	Increment	Always LOW			

CR ₂	Address Counter				
L	Increment				
Н	Decrement				

H = HIGH L = LOW

Figure 1. Control Register Format Definition.

OED	D ₀ - D ₇
	DATA MULTIPLEXER OUTPUT, Y0 - Y7 HIGH Z

Figure 2. Data Bus Output Enable Function.

Am2942 CONTROL MODES

Control Mode 0 - Word Count Equals Zero Mode

In this mode, the LOAD WORD COUNT instruction loads the word count into the Word Count Register and Word Counter. When the Word Counter is enabled and the Word Counter Carry-in, WCI, is LOW, the Word Counter decrements on the LOW-to-HIGH transition of the CLOCK input, CP. Figure 1 specifies when the DONE signal is generated in this mode.

Control Mode 1 - Word Count Compare Mode

In this mode the LOAD WORD COUNT instruction loads the word count into the Word Count Register and clears the Word Counter. When the Word Counter is enabled and the Word Counter Carry-in, WCl, is LOW, the Word Counter increments on the LOW-to-HIGH transition of the clock input, CP. Figure 1 specifies when the DONE signal is generated.

Control Mode 2 - Address Compare Mode

In this mode, only an initial and final memory address need to be specified. The initial Memory Address is loaded into the Address Register and Address Counter and the final memory address is loaded into the Word Count Register and Word Counter. The Word Counter is always disabled in this mode and serves as a holding register for the final memory address.

When the Address Counter is enabled and the \overline{ACI} input is LOW, the Address Counter increments or decrements (depending on Control Register bit 2) on the LOW-to-HIGH transition of the CLOCK Input, CP. The Transfer Complete Circuitry compares the Address Counter with the Word Counter and generates the DONE signal during the last word transfer; i.e., when the Address Counter equals the Word Counter.

Control Mode 3 - Word Counter Carry Out Mode

For this mode of operation, the user can load the Word Count Register and Word Counter with the two's complement of the number of data words to be transferred. When the Word Counter is enabled and the $\overline{\text{WCI}}$ input is LOW, the Word Counter increments on the LOW-to-HIGH transition of the CLOCK input, CP. A Word Counter Carry Out signal, $\overline{\text{WCO}}$, indicates the last data word is being transferred. The DONE signal is not required in this mode and, therefore, is always LOW.

Am2942 INSTRUCTIONS

The Am2942 instruction set consists of sixteen instructions. Eight are DMA Instructions and are similar to the Am2940 instructions. The remaining eight instructions are designed to facilitate the use of the Am2942 as a Programmable Timer/Counter. Figures 3 and 4 define the Am2942 Instructions.

Instructions 0-7 are DMA instructions. The WRITE CONTROL REGISTER instruction writes DATA input D_0 - D_2 into the Control Register; DATA inputs D_3 - D_7 are "don't care" inputs for this instruction. The READ CONTROL REGISTER instruction gates the Control Register to Data Multiplexer outputs Y_0 - Y_2 . Outputs Y_3 - Y_7 are HIGH during this instruction.

The Word Counter can be read using the READ WORD COUNTER instruction, which gates the Word Counter to Data Multiplexer outputs, Y_0 - Y_7 . The LOAD WORD COUNT instruction is Control Mode dependent. In Control Modes 0, 2, and 3, DATA inputs D_0 - D_7 are written into both the Word Count Register and Word Counter. In Control Mode 1, DATA inputs D_0 - D_7 are written into the Word Count Register and the Word Counter is cleared.

The READ ADDRESS COUNTER instruction gates the Address Counter to Data Multiplexer outputs, Y_0 - Y_7 , and the LOAD ADDRESS instruction writes DATA inputs D_0 - D_7 into both the Address Register and Address Counter.

In Control Modes 0, 1, and 3, the ENABLE COUNTERS instruction enables both the Address and Word Counters; in Control Mode 2, the Address Counter is enabled and the Word Counter holds its contents. When enabled and the carry input is active, the counters increment on the LOW-to-HIGH transition of the CLOCK input, CP. Thus, with this instruction applied, counting can be controlled by the carry inputs.

The REINITIALIZE COUNTERS instruction also is Control Mode dependent. In Control Modes 0, 2, and 3, the contents of the Address Register and Word Count Register are transferred to the respective Address Counter and Word Counter; in Control Mode 1, the content of the Address Register is transferred to the Address Counter and the Word Counter is cleared. The REINITIALIZE COUNTERS instruction allows a data transfer operation to be repeated without reloading the address and word count from the DATA lines.

When $\overline{\mathbb{E}}$ is HIGH, Instruction inputs, \mathbb{I}_0 - \mathbb{I}_2 , are disabled. When \mathbb{I}_3 is LOW, the function performed is identical to that of the ENABLE COUNTERS instruction. Thus, counting can be controlled by the carry inputs with the ENABLE COUNTERS instruction applied or with Instruction Inputs \mathbb{I}_0 - \mathbb{I}_2 disabled.

Instructions 8-F facilitate the use of the Am2942 as a Programmable Timer/Counter. They differ from instructions 0-7 in that they provide independent control of the Address Counter, Word Counter and Control Register.

The WRITE CONTROL REGISTER, T/C instruction writes DATA input D_0 - D_2 into the Control Register. DATA inputs D_3 - D_7 are "don't care" inputs for this instruction. The Address and Word Counters are enabled, and the Control Register contents appear at the Data Multiplexer output.

The REINITIALIZE ADDRESS COUNTER instruction allows the independent reinitialization of the Address Counter. The Word Counter is enabled and the contents of the Address Counter appear at the Data Multiplexer output.

The Word Counter can be read, using the READ WORD COUNTER, T/C instruction. Both counters are enabled when this instruction is executed.

When the READ ADDRESS COUNTER, T/C instruction is executed, both counters are enabled and the address counter contents appear at the Data Multiplexer output.

The REINITIALIZE ADDRESS and WORD COUNTERS instruction is identical to the REINITIALIZE COUNTERS instruction and provides the capability to reinitialize both counters at the same time. The Address Counter contents appear at the Data Multiplexer output.

DATA inputs D_0 - D_7 are loaded into both the Address Register and Counter when the LOAD ADDRESS, T/C instruction is executed. The Word Counter is enabled and its contents appear at the Data Multiplexer output.

The LOAD WORD COUNT, T/C instruction is identical to the LOAD WORD COUNT instruction with the exception that the Address Counter is enabled.

The Word Counter can be independently reinitialized using the REINITIALIZE WORD COUNTER instruction. The Address Counter is enabled and the Word Counter contents appear at the Data Multiplexer output.

When the $\overline{I_E}$ input is HIGH, Instruction inputs, I_0 - I_2 , are disabled. The function performed when I_3 is HIGH is identical to that performed when I_3 is LOW, with the exception that the Word Counter contents appear at the Data Multiplexer output.

ĪΕ	la	l ₂	l ₁	l ₀	HEX CODE		
0	0	0	0	0	0	WRITE CONTROL REGISTER	***
0	0	0	0	1	1	READ CONTROL REGISTER	
0	0	0	1	0	2	READ WORD COUNTER	
0	0	0	1	1	3	READ ADDRESS COUNTER	DMA
0	0	1	0	0	4	REINITIALIZE COUNTERS	INSTRUCTIONS
0	0	1	0	1	5	LOAD ADDRESS	
0	0	1	1	0	6	LOAD WORD COUNT	
0	0	1	1	1	7	ENABLE COUNTERS	
1	0	X	Х	Х	0-7	INSTRUCTION DISABLE	
0	1		0	0	8	WRITE CONTROL REGISTER, T/C	
0	l 1	0	0	1	9	REINITIALIZE ADDRESS COUNTER	
0	1 1	0	1	0	l a	READ WORD COUNTER, T/C	
Ó	1 1	0	1	1	Ιв	READ ADDRESS COUNTER, T/C	TIMER/COUNTER
0	1 1	1	Ó	Ó	ΙĊ	REINITIALIZE ADDRESS & WORD COUNTERS	INSTRUCTIONS
0	l i	1	0	1	D	LOAD ADDRESS, T/C	
Ō	Ιi	1	1	0	lΕ	LOAD WORD COUNT, T/C	
Ó	l i	1	1	1	Ë	REINITIALIZE WORD COUNTER	
1	1 1	X	X	X	8-F	INSTRUCTION DISABLE, T/C	

0 = LOW 1 = HIGH

Notes: 1. When I₃ is tied LOW, the Am2942 acts as a DMA circuit: When I₃ is tied HIGH, the Am2942 acts as a Timer/Counter circuit.

2. Am2942 instructions 0 through 7 are the same as Am2940 instructions

X = DON'T CARE

Figure 3. Am2942 Instructions.

ĪΕ	13121110 (Hex)	Function	Mnemonic	Control Mode	Word Reg.	Word Counter	Adr. Reg.	Adr. Counter	Control Reg.	Data Multiplexer Output
L	0	WRITE CONTROL REGISTER	WACR	0, 1, 2, 3	HOLD	HOLD	HOLD	HOLD	D ₀₋₂ → CR	FORCED HIGH
L	1	READ CONTROL REGISTER	RDCR	0, 1, 2, 3	HOLD	HOLD	HOLD	HOLD	HOLD	CONTROL REG.
L	2	READ WORD COUNTER	RDWC	0, 1, 2, 3	HOLD	HOLD	HOLD	HOLD	HOLD	WORD COUNTER
L	3	READ ADDRESS COUNTER	RDAC	0, 1, 2, 3	HOLD	HOLD	HOLD	HOLD	HOLD	ADR. COUNTER
L	4	REINITIALIZE	REIN	0, 2, 3	HOLD	WR → WC	HOLD	AR → AC	HOLD	ADR. CNTR.
_		COUNTERS	136314	1	HOLD	ZERO - WC	HOLD	AR AC	HOLD	ADR. CNTR.
L	5	LOAD	LDAD	0, 1, 2, 3	HOLD	HOLD	D - AR	D - AC	HOLD	WORD COUNTER
L	6	LOAD WORD	LDWC	0, 2, 3	D → WR	D WC	HOLD	HOLD	HOLD	FORCED HIGH
_		COUNT	LDNO	1	D → WR	ZERO - WC	HOLD	HOLD	HOLD	FORCED HIGH
L	7	ENABLE	ENCT	0, 1, 3	HOLD	ENABLE	HOLD	ENABLE	HOLD	ADR. CNTR
_		COUNTERS	LINO	2	HOLD	HOLD	HOLD	ENABLE	HOLD	ADR. CNTR.
	0.7	INSTRUCTION		0, 1, 3	HOLD	ENABLE	HOLD	ENABLE	HOLD	ADR. CNTR.
Н	0-7	DISABLE		2	HOLD	HOLD	HOLD	ENABLE	HOLD	ADR. CNTR.
L	8	WRITE CONTROL REGISTER, T/C	WCRT	0, 1, 2, 3	HOLD	ENABLE	HOLD	ENABLE	D ₀₋₂ CR	CONTROL REG.
L	9	REINITIALIZE ADR. COUNTER	REAC	0, 1, 2, 3	HOLD	ENABLE	HOLD	AR _ AC	HOLD	ADR. COUNTER
L	A	READ WORD COUNTER, T/C	RWCT	0, 1, 2, 3	HOLD	ENABLE	HOLD	ENABLE	HOLD	WORD COUNTER
L	В	READ ADDRESS COUNTER, T/C	RACT	0, 1, 2, 3	HOLD	ENABLE	HOLD	ENABLE	HOLD	ADR. COUNTER
		REINITIALIZE		0, 2, 3	HOLD	WR - WC	HOLD	AR - AC	HOLD	ADR. CNTR.
L	С	ADDRESS AND WORD COUNTERS	RAWC	1	HOLD	ZERO - WC	HOLD	AR → AC	HOLD	ADR. CNTR.
L	D	LOAD ADDRESS, T/C	LDAT	0, 1, 2, 3	HOLD	ENABLE	D → AR	D → AC	HOLD	WORD COUNTER
L	Е	LOAD WORD	LWCT	0, 2, 3	D → WR	D → WC	HOLD	ENABLE	HOLD	FORCED HIGH
		COUNT, T/C	1 110	1	D - WR	ZERO - WC	HOLD	ENABLE	HOLD	FORCED HIGH
L	F	REINITIALIZE	REWC	0, 2, 3	HOLD	WR - WC	HOLD	ENABLE	HOLD	WD. CNTR.
	'	WORD COUNTER	ILLIIO	1	HOLD	ZERO - WC	HOLD	ENABLE	HOLD	WD. CNTR.
٠., ا		INSTRUCTION		0, 1, 3	HOLD	ENABLE	HOLD	ENABLE	HOLD	WD. CNTR.
Н	8-F	DISABLE, T/C	-	2	HOLD	HOLD	HOLD	ENABLE	HOLD	WD. CNTR.

WR = WORD REGISTER WC = WORD COUNTER AR = ADDRESS REGISTER AC = ADDRESS COUNTER CR = CONTROL REGISTER D = DATA

Figure 4. Am2942 Function Table.

APPLICATIONS

Figure 5 shows an Am2942 used as two independent, programmable eight-bit timer/counters. In this example, an Am2910A Microprogram Sequencer provides an address to Am27827 512 x 8 Registered PROMs. The on-chip PROM output register is used as the Microinstruction Register.

The Am2942 Instruction input, I_3 , is tied HIGH to select the eight Timer/Counter instructions. The $\overline{I_E}$, I_0 - I_2 , and $\overline{OE_D}$ inputs are provided by the microinstruction, and the D_0 - D_7 data lines are connected to a common Data Bus. GATE WC and GATE AC are separate enable controls for the respective Word Counter and Address Counter. The DONE, ACO and WCO

output signals indicate that a pre-programmed time or count has been reached.

Figure 6 shows an Am2942 used as a single 16-bit programmable timer/counter. In this example, the Word Counter carryout, WCO, is connected to the Address Counter carry-in, ACI, to form a single 16-bit counter which is enabled by the GATE signal.

Figure 7 shows two Am2942s cascaded to form a 32-bit programmable timer/counter. The two Word Counters form the low order 16 bits, and the two Address Counters form the high order bits. This allows the timer/counter to be loaded and read 16 bits at a time.





Figure 5. Two 8-Bit Programmable Counters/Timers in a 22-Pin Package.






Figure 7. 32-Bit Programmable Counter/Timer Using Two Am2942s.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Continuous0.5V to +7.0V
DC Voltage Applied to Outputs For
High Output State0.5V to +V _{CC} max
DC Input Voltage0.5V to +5.5V
DC Output Current, Into Outputs
DC Input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING BANGES

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+ 4.75V to + 5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those lim	
ality of the device is guaranteed.	

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description		Test Conditions (Note 2)					Typ (Note 1)	Max	Units
		V _{CC} = MIN,	Voc = MIN MIL IOH = -1.0mA							
Vон	Output HIGH Voltage	VIN = VIH OF	V _{iL}	COM'L lOH	4 = -2.6m/	· · · · · · · · · · · · · · · · · · ·	2.4			Volts
					MIL	I _{OL} = 8.0mA				
		VCC = MIN.		wco, acc	COM	I'L IOL = 12mA	1			
VOL	Output LOW Voltage	VIN = VIH or 1				IOL = 16mA	1		0.5	Volts
				D _{0.7} , DON	CON	I'L IOL = 24mA				
VIH	Input HIGH Level (Note 4)	Guaranteed In	put Logi	cal HIGH v	oltage for a	Il inputs	2.0			Volts
VIL	Input LOW Level (Note 4)	Guaranteed in	Guaranteed input Logical LOW voltage for all inputs						8.0	Volts
VI	Input Clamp Voltage	VCC = MIN, I	V _{CC} = MIN, I _{IN} = -18mA						-1.5	Volts
			D ₀₋₇				-0.15			
կլ	Input LOW Current	VCC = MAX, V	'IN = 0.5	٧	All (Others			-0.8	mA
					D ₀₋₇			1	150	
lН	Input HIGH Current	VCC = MAX, V	IN = 2.7	V	Ail (Others			40	μΑ
ICEX	Output Leakage on DONE	V _{CC} = MAX,	V _O = 5.	5V					250	μА
lı .	Input HIGH Current	V _{CC} = MAX,	V _{IN} = 5.	.5V					1.0	mΑ
Isc	Output Short Circuit Current (Note 3)	V _{CC} = MAX +	0.5V, \	V _O = 0.5V			-30		-85	πA
lozL	Output OFF Current	V _{CC} = MAX		V _{OUT} = 0).5V	D ₀₋₇			- 150	
lozh	- Output OFF Current	ŎĒ = 2.4V	OE = 2.4V V _{OUT} = 2.4 D _{0.7}				150	μΑ		
			Ī		T _A = 0°C	to +70°C			265	
			Am29	Am2942PC, DC		T _A = + 70°C			220	
lcc	Power Supply Current	V _{CC} - MAX				T _C = -55°C to + 125°C			285	mA
	1		Am29	42DM, FM	T _C = + 12	25°C		Ī	205	

Notes: 1. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.

2. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.


4. These input levels provide no guaranteed noise immunity and should only be static tested in a noise-free environment (not functionally tested).


SWITCHING TEST CIRCUIT


A. THREE STATE OUTPUTS

B. NORMAL OUTPUTS

C. OPEN-COLLECTOR OUTPUTS







$$R_1 = \frac{5.0 - V_{BE} - V_{OL}}{\frac{I_{OL} + V_{OL}}{I_{OL}}}$$

R₂ =
$$\frac{2.4 \text{ V}}{\text{IOH}}$$

= $\frac{5.0 - \text{V}_{BE} - \text{V}_{O}}{\text{IOH}}$

$$R_1 = \frac{5.0 - V_{Ol}}{I_{OL}}$$

$$R_1 = \frac{\frac{5.0 - V_{BE} - V_{OL}}{I_{OL} + V_{OL}}}{R_2}$$

Notes: 1. C_L = 50pF includes scope probe, wiring and stray capacitances without device in test fixture.

- 2. S1, S2, S3 are closed during function tests and all AC tests except output enable tests.
- 3. S_1 and S_3 are closed while S_2 is open for t_{PZH} test.
 - S₁ and S₂ are closed while S₃ is open for tpzL test.
- 4. Ci. = 5.0pF for output disable tests.

TEST OUTPUT LOADS FOR Am2942 (DIP)

Pin# (DIP)	Pin Label	Test Circuit	R ₁	R ₂
-	D ₀₋₇	A	220	1K
20	ACO	В	470	2.4K
21	DONE	С	270	-
2	WCO	В	470	2.4K

For additional information on testing, see section "Guidelines on Testing Am2900 Family Devices."

SWITCHING CHARACTERISTICS

The tables below define the Am2942 switching characteristics. Tables A are set-up and hold times relative to the clock LOW-to-HIGH transition. Tables B are combinational delays. Tables C are clock requirements. All measurements are made at 1.5V with input levels at 0V or 3V. All values are in ns with $C_L = 50$ pF except output disable times (I to D) which are specified for a 5pF load.

I. GUARANTEED CHARACTERISTICS OVER COMMERCIAL OPERATING RANGE

Am2942, DC ($T_A = 0$ to +70°C, $V_{CC} = 4.75$ to 5.25V, $C_L = 50pF$)

A. Set-up and Hold Times (Relative to clock LOW-to-HIGH transition)

Input	t _e	th
D ₀₋₇	24	6
l ₀₋₃	46	5
ACI	30	4
WCI	30	3
ΙΕ	46	5

B. Combinational Delays

Input	ACO	WCO	DONE	D ₀₋₇
ĀCI	20	-	-	-
WCI (Note 1)	-	20	46	-
10-3	-		-	37
CP (Note 2)	58	58	85	59
lΕ	-		-	37

C. Clock Requirements

Minimum Clock LOW Time	23	ns
Minimum Clock HIGH Time	34	ns
Maximum Clock Frequency	17	MHz

D. Enable/Disable Times

From	То	Disable	Enable	
ŌĒ	D ₀₋₇	25	25	ns

II. GUARANTEED CHARACTERISTICS OVER MILITARY OPERATING RANGE

Am2942DM, FM ($T_C = -55$ to $+125^{\circ}$ C, $V_{CC} = 4.5$ to 5.5V, $C_L = 50$ pF)

A. Set-up and Hold Times (Relative to clock LOW-to-HIGH transition)

Input	t _s	t _h
D ₀₋₇	27	7
10-3	49	5
ĀCI	34	5
<u>wcı</u>	34	5
lΕ	49	5

B. Combinational Delays

Input	ACO	WCO	DONE	D ₀₋₇
ĀCI	21		-	-
WCI (Note 1)		21	54	-
l ₀₋₃	-	•	-	41
CP (Note 2)	64	64	88	68
ΙΕ		-		41

C. Clock Requirements

Minimum Clock LOW Time	23	ns
Minimum Clock HIGH Time	35	ns
Maximum Clock Frequency	17	MHz

D. Enable/Disable Times

	From	То	Disable	Enable	
Ī	Œ	D ₀₋₇	30	30	ns

Notes: 1. WCl to DONE occurs only in control modes 0 and

CP to DONE occurs only in control modes 0, 1, and 2.




Figure 8. Switching Waveforms.

See Tables A for ts and th for various inputs. See Tables B for combinational delays from clock and other inputs to outputs.

Notes on Testing

Incoming test procedures on this device should be carefully planned, taking into account the high complexity and power levels of the part. The following notes may be useful:

- Insure the part is adequately decoupled at the test head.
 Large changes in V_{CC} current when the device switches may cause erroneous function failures due to V_{CC} changes.
- Do not leave inputs floating during any tests, as they may start to oscillate at high frequency.
- Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 400mA in 5-8ns. Inductance in the ground cable

may allow the ground pin at the device to rise by 100s of millivolts momentarily.

- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins and they may not actually reach V_{IL} or V_{IH} until the noise has settled. AMD recommends using $V_{IL} \leqslant 0V$ and $V_{IH} \geqslant 3.0V$ for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function and AC tests as three distinct groups of tests.
- To assist in testing, AMD offers complete documentation on our test procedures and, in most cases, can provide Fairchild Sentry programs, under license.