



# 1Mx16 CMOS FPM Dynamic RAM


PRELIMINARY\*

## PLASTIC PLUS™ FEATURES

- Fast Access Time ( $t_{RAC}$ ): 70ns
- Power Supply: 5V  $\pm$  0.5V
- Packaging
  - 42 Lead Plastic Surface-Mount SOJ (TJ)
- Industrial and Military Temperature Ranges
- Three-State Unlatched Output
- Fast Page Mode
- TTL-Compatible Inputs and Outputs
- $\overline{RAS}$ -Only Refresh
- xCAS Before  $\overline{RAS}$  Refresh
- Hidden Refresh
- 1024 Cycle Refresh in 16ms
- Low Power Dissipation
- Long Refresh Period Option

\* This data sheet describes a product under development, not fully characterized, and is subject to change without notice.

### PIN CONFIGURATION TOP VIEW



### PIN DESCRIPTION

A <sub>0-9</sub>	Address Inputs
I/O <sub>0-15</sub>	Data Input/Outputs
$\overline{OE}$	Output Enable
$\overline{WE}$	Write Enable
$\overline{RAS}$	Row Address Strobe
$\overline{UCAS}$	Upper Column Address Strobe
$\overline{LCAS}$	Lower Column Address Strobe
V <sub>CC</sub>	+5.0V Power Supply
V <sub>SS</sub>	Ground
NC	Not Connected



**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T <sub>A</sub>	-55	+125	°C
Storage Temperature	T <sub>STG</sub>	-65	+150	°C
Short Circuit Output Current	I <sub>OS</sub>		50	mA
Power Dissipation	P <sub>T</sub>		1	W
Supply Voltage Range	V <sub>CC</sub>	-1.0	7.0	V
Voltage Range on any Pin*	V <sub>T</sub>	-1.0	7.0	V

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposed to absolute-maximum-rated conditions for extended periods may affect device reliability.

\* All voltage values are with respect to V<sub>SS</sub>.

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V
Input High Voltage	V <sub>IH</sub>	2.4		V
Input Low Voltage*	V <sub>IL</sub>		+0.8	V
Operating Temp. (Mil.)	T <sub>A</sub>	-55	+125	°C
Operating Temp. (Ind.)	T <sub>A</sub>	-40	+85	°C

\* The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

**CAPACITANCE**

(T<sub>A</sub> = 25°C)

Parameter	Symbol	Max	Unit
A <sub>0-9</sub> Input Capacitance	C <sub>I(A)</sub>	10	pF
$\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Input Capacitance	C <sub>I(RC)</sub>	10	pF
$\overline{\text{OE}}$ Input Capacitance	C <sub>I(OE)</sub>	10	pF
$\overline{\text{WE}}$ Input Capacitance	C <sub>I(WE)</sub>	10	pF
Output Capacitance	C <sub>O</sub>	15	pF

This parameter is guaranteed by design but not tested.

**DC CHARACTERISTICS**

(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -55°C to +125°C)

Parameter	Test Condition	Symbol	70		Units
			Min	Max	
High Level Output Voltage	I <sub>OH</sub> = -5mA	V <sub>OH</sub>	2.4		V
Low Level Output Voltage	I <sub>OL</sub> = 4.2mA	V <sub>OL</sub>		0.4	V
Input Current (Leakage)	V <sub>I</sub> = 0V to +6.5V All others = 0V to V <sub>CC</sub>	I <sub>I</sub>		10	μA
Output current (Leakage)	V <sub>O</sub> = 0V to V <sub>CC</sub> , CAS high	I <sub>O</sub>		10	μA
Read or Write Cycle Current (1,2)	V <sub>CC</sub> = 5.5V, minimum cycle	I <sub>CC1</sub>		190	mA
Standby Current	V <sub>IH</sub> = 2.4V (TTL), After 1 memory cycle, RAS and CAS high	I <sub>CC2</sub>		2	mA
	V <sub>IH</sub> = V <sub>CC</sub> - 0.05V (CMOS), After 1 memory cycle, RAS and CAS high	I <sub>CC2</sub>		1	mA
Average Page Current (2)	RAS low, CAS cycling	I <sub>CC4</sub>		100	mA

**NOTES:**

1. Measured with a maximum of one address change while  $\overline{\text{RAS}}$  = V<sub>IL</sub>.
2. Measured with a maximum of one address change while CAS = V<sub>IH</sub>.

**AC TEST CIRCUIT**

**AC TEST CONDITIONS**

Parameter	Typ	Unit
Input Pulse Levels	V <sub>IL</sub> = 0, V <sub>IH</sub> = 3.0	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

**NOTES:**  
V<sub>Z</sub> is programmable from -2V to +7V.  
I<sub>OL</sub> & I<sub>OH</sub> programmable from 0 to 16mA.  
Tester Impedance Z<sub>0</sub> = 75 Ω.  
V<sub>Z</sub> is typically the midpoint of V<sub>OH</sub> and V<sub>OL</sub>.  
I<sub>OL</sub> & I<sub>OH</sub> are adjusted to simulate a typical resistive load circuit.  
ATE tester includes jig capacitance.

**AC CHARACTERISTICS\***

(TA = -55°C to +125°C, VCC = 5.0V ± 10%)

Parameter	Symbol	-70		Units
		Min	Max	
Column-Address Access Time	tAA		35	ns
CAS Low Access Time	tCAC		18	ns
Column Precharge Access Time	tCPA		40	ns
RAS Low Access Time	tRAC		70	ns
OE Low Access Time	tOEA		18	ns
Output Disable Time after CAS High (1)	tOFF	0	18	ns
Output Disable Time after OE High (1)	tOEZ	0	18	ns

\* Valid data is presented at the outputs after all access times are satisfied but can go from the high-impedance state to an invalid-data state prior to the specified access times as the outputs are driven when CAS goes low.

1. toff and toez are specified when the outputs are no longer driven. The outputs are disabled by bringing either OE or CAS high.

**AC CHARACTERISTICS**

(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)

Parameter	Symbol	-70		Units
		Min	Max	
Cycle Time, Read or Write Random (1)	tRC	130		ns
Cycle Time, Read-Write (1)	tRWC	181		ns
Cycle Time, Page Mode Read or Write (1,2)	tPC	45		ns
Cycle Time, Page Mode Read-Write (1)	tPRWC	96		ns
Pulse Duration, RAS Low Page Mode (3)	tRASP	70	100,000	ns
Pulse Duration, RAS Low Nonpage Mode (3)	tRAS	70	10,000	ns
Pulse Duration, CAS Low (4)	tCAS	18	10,000	ns
Pulse Duration, CAS High	tCP	10		ns
Pulse Duration, RAS High (Precharge)	tRP	50		ns
Pulse Duration, WE Low	tWP	10		ns
Setup Time, Column Address before CAS Low	tASC	0		ns
Setup Time, Row Address before RAS Low	tASR	0		ns
Setup Time, Data (5)	tDS	0		ns
Setup Time, WE High before CAS Low	tRCS	0		ns
Setup Time, WE Low before CAS High	tCWL	18		ns
Setup Time, WE Low before RAS High	tRWL	18		ns
Setup Time, WE Low before CAS Low (early-write operation only)	tWCS	0		ns
Setup Time, WE High before RAS Low (CBR refresh only)	tWRP	10		ns
Hold Time, Column Address after CAS Low	tCAH	15		ns
Hold Time, Data (5)	tDH	15		ns
Hold Time, Row Address after RAS Low	tRAH	10		ns
Hold Time, WE High after CAS High (6)	tRCH	0		ns
Hold Time, WE High after RAS High (6)	tRRH	0		ns

1. All cycle times assume  $t_r = 5\text{ns}$ , reference to  $V_{IH}$  (min) and  $V_{IL}$  (max).

2. To assume  $t_{PC}$  min,  $t_{ASC}$  should be  $\geq t_{CP}$ .

3. In read-write cycle,  $t_{RWD}$  and  $t_{RWL}$  must be observed.

4. In read-write cycle,  $t_{CWD}$  and  $t_{CWL}$  must be observed.

5. Referenced to the later of xCAS or WE in write operations.

6. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.

**AC CHARACTERISTICS**(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -55°C to +125°C)

Parameter	Symbol	-70		Units
		Min	Max	
$\overline{WE}$ Low before $\overline{CAS}$ Low Hold Time (early-write operation only)	twch	15		ns
$\overline{WE}$ High after $\overline{RAS}$ Low Hold Time (CBR refresh only)	twrh	10		ns
$\overline{OE}$ Command Hold Time	toeh	18		ns
$\overline{RAS}$ Referenced to $\overline{OE}$ Hold Time	troh	10		ns
$\overline{RAS}$ High from $\overline{CAS}$ Precharge Hold Time	trhcp	40		ns
Column Address to $\overline{WE}$ Low Delay Time (read-write operation only)	tawd	63		ns
$\overline{RAS}$ Low to $\overline{CAS}$ High Delay Time (CBR refresh only)	tchr	10		ns
$\overline{CAS}$ High to $\overline{RAS}$ Low Delay Time	tcrp	5		ns
$\overline{RAS}$ Low to $\overline{CAS}$ High Delay Time	tcsH	70		ns
$\overline{CAS}$ Low to $\overline{RAS}$ Low Delay Time (CBR refresh only)	tcsr	5		ns
$\overline{CAS}$ Low to $\overline{WE}$ Low Delay Time (read-write operation only)	tcwd	46		ns
$\overline{OE}$ to Data Delay Time	toed	18		ns
$\overline{RAS}$ Low to Column Address Delay Time (1)	trAD	15	35	ns
Column Address to $\overline{RAS}$ High Delay Time	trAL	35		ns
Column Address to $\overline{CAS}$ High Delay Time	tcAL	35		ns
$\overline{RAS}$ Low to $\overline{CAS}$ Low Delay Time (1)	trCD	20	52	ns
$\overline{RAS}$ High to $\overline{CAS}$ Low Delay Time	trPC	0		ns
$\overline{CAS}$ Low to $\overline{RAS}$ High Delay Time	trSH	18		ns
$\overline{RAS}$ Low to $\overline{WE}$ Low Delay Time (read-write operation only)	trWD	98		ns
$\overline{WE}$ Low after $\overline{CAS}$ Precharge Delay Time (read-write operation only)	tcpw	63		ns
Refresh Time Interval	tREF		16	ms
Transition time (2)	tT			

1. The maximum value is specified only to assure access time

2. Transition times (rise and fall) for  $\overline{RAS}$  and  $\overline{xCAS}$  are to be a minimum of 3ns and a maximum of 30ns.



## OPERATIONS

### DUAL CAS

Two  $\overline{\text{CAS}}$  pins ( $\overline{\text{LCAS}}$  and  $\overline{\text{UCAS}}$ ) are provided to give independent control of the 16 data-I/O pins (I/O0-15), with  $\overline{\text{LCAS}}$  corresponding to I/O0-7 and  $\overline{\text{UCAS}}$  corresponding to I/O8-15. For read or write cycles, the column address is latched on the first  $\overline{\text{xCAS}}$  falling edge. Each  $\overline{\text{xCAS}}$  going low enables its corresponding I/Ox pin with data associated with the column address latched on the first falling  $\overline{\text{xCAS}}$  edge. All address setup and hold parameters are referenced to the first falling  $\overline{\text{xCAS}}$  edge. The delay time from  $\overline{\text{xCAS}}$  low to valid data out (see parameter  $t_{\text{CAC}}$ ) is measured from each individual  $\overline{\text{xCAS}}$  to its corresponding I/Ox pin.

In order to latch in a new column address, both  $\overline{\text{xCAS}}$  pins must be brought high. The column-precharge time (see parameter  $t_{\text{CP}}$ ) is measured from the last  $\overline{\text{xCAS}}$  rising edge to the first  $\overline{\text{xCAS}}$  falling edge of the new cycle. Keeping a column address valid while toggling  $\overline{\text{xCAS}}$  requires a minimum setup time,  $t_{\text{CLCH}}$ . During  $t_{\text{CLCH}}$ , at least one  $\overline{\text{xCAS}}$  must be brought low before the other  $\overline{\text{xCAS}}$  is taken high.

For early-write cycles, the data is latched on the first  $\overline{\text{xCAS}}$  falling edge. Only the I/Os that have the corresponding  $\overline{\text{xCAS}}$  low are written into. Each  $\overline{\text{xCAS}}$  must meet  $t_{\text{CAS}}$  minimum in order to ensure writing into the storage cell. To latch a new address and new data, all  $\overline{\text{xCAS}}$  pins must be high and meet  $t_{\text{CP}}$ .

### PAGE MODE

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum  $\overline{\text{RAS}}$  low time and the  $\overline{\text{xCAS}}$  page-mode cycle time used. With minimum  $\overline{\text{xCAS}}$  page-cycle time, all columns can be accessed without intervening  $\overline{\text{RAS}}$  cycles.

Unlike conventional page-mode DRAMs, the column address buffers in this device are activated on the falling edge of  $\overline{\text{RAS}}$ . The buffers act as transparent or flow-through latches while  $\overline{\text{xCAS}}$  is high. The falling edge of the first  $\overline{\text{xCAS}}$  latches the column addresses. This feature allows the devices to operate at a higher data bandwidth than conventional page-mode parts because data retrieval begins as soon as the column address is valid rather than when  $\overline{\text{xCAS}}$  transitions low. This performance improvement is referred to as enhanced page mode. A valid column address may be presented immediately after  $t_{\text{RAH}}$  (row-address hold time) has been satisfied, usually well in advance of the falling edge of  $\overline{\text{xCAS}}$ .

In this case, data is obtained after  $t_{\text{CAC}}$  maximum (access time from  $\overline{\text{xCAS}}$  low) if  $t_{\text{AA}}$  maximum (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time  $\overline{\text{xCAS}}$  goes high, minimum access time for the next cycle is determined by  $t_{\text{CPA}}$  (access time from rising edge of the last  $\overline{\text{xCAS}}$ ).

### ADDRESS: A0-9

Twenty address bits are required to decode 1 of 1048576 storage cell locations. For the WPD1M16-70TJX, 10 row-address bits are set up on A0 through A9 and latched onto the chip by  $\overline{\text{RAS}}$ . Ten, column-address bits are set up on A0 through A9 and latched onto the chip by the first  $\overline{\text{xCAS}}$ . All addresses must be stable on or before the falling edge of  $\overline{\text{RAS}}$  and  $\overline{\text{xCAS}}$ .  $\overline{\text{RAS}}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{\text{xCAS}}$  is used as a chip select, activating its corresponding output buffer and latching the address bits into the column-address buffers.

### WRITE ENABLE ( $\overline{\text{WE}}$ )

The read or write mode is selected through  $\overline{\text{WE}}$ . A logic high on  $\overline{\text{WE}}$  selects the read mode and a logic low selects the write mode. The data inputs are disabled when the read mode is selected. When  $\overline{\text{WE}}$  goes low prior to  $\overline{\text{xCAS}}$  (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation with  $\overline{\text{OE}}$  grounded.

### DATA IN (I/O0-15)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{\text{xCAS}}$  or  $\overline{\text{WE}}$  strobes data into the on-chip data latch. In an early-write cycle,  $\overline{\text{WE}}$  is brought low prior to  $\overline{\text{xCAS}}$  and the data is strobed in by the first occurring  $\overline{\text{xCAS}}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{\text{xCAS}}$  is already low and the data is strobed in by  $\overline{\text{WE}}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{\text{OE}}$  must be high to bring the output buffers to the high-impedance state prior to impressing data on the I/O lines.

### DATA OUT (I/O0-15)

Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{\text{xCAS}}$  and  $\overline{\text{OE}}$  are brought low. In a read cycle, the output becomes valid after the access time interval  $t_{\text{CAC}}$  (which begins with the negative transition of  $\overline{\text{xCAS}}$ ) as long as  $t_{\text{RAC}}$  and  $t_{\text{AA}}$  are satisfied.



## **OUTPUT ENABLE ( $\overline{OE}$ )\***

$\overline{OE}$  controls the impedance of the output buffers. When  $\overline{OE}$  is high, the buffers remain in the high-impedance state. Bringing  $\overline{OE}$  low during a normal cycle activates the output buffers, putting them in the low-impedance state. It is necessary for both  $\overline{RAS}$  and  $\overline{xCAS}$  to be brought low for the output buffers to go into the low-impedance state, and they remain in the low-impedance state until either  $\overline{OE}$  or  $\overline{xCAS}$  is brought high.

\* Output Enable can be held low during write cycles.

## **$\overline{RAS}$ -ONLY REFRESH**

A refresh operation must be performed at least once every 16 ms (128 ms for long refresh periods) to retain data. This can be achieved by strobing each of the 1024 rows ( $A_0-9$ ). A normal read or write cycle refreshes all bits in each row that is selected. A  $\overline{RAS}$ -only operation can be used by holding both  $\overline{xCAS}$  at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh.

## **HIDDEN REFRESH**

Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{xCAS}$  at  $V_{IL}$  after a read operation and cycling  $\overline{RAS}$  after a specified precharge period, similar to a  $\overline{RAS}$ -only refresh cycle. The external address is ignored and the refresh address is generated internally.

## **$\overline{xCAS}$ -BEFORE- $\overline{RAS}$ ( $\overline{xCBBR}$ ) REFRESH**


$\overline{xCBBR}$  refresh is utilized by bringing at least one  $\overline{xCAS}$  low earlier than  $\overline{RAS}$  (see parameter  $t_{CSR}$ ) and holding it low after  $\overline{RAS}$  fails (see parameter  $t_{CHR}$ ). For successive  $\overline{xCBBR}$  refresh cycles,  $\overline{xCAS}$  can remain low while cycling  $\overline{RAS}$ . The external address is ignored and the refresh address is generated internally.

## **POWER UP**

To achieve proper device operation, an initial pause of 200 $\mu$ s followed by a minimum of eight initialization cycles is required after power up to full  $V_{CC}$  level. These eight initialization cycles must include at least one refresh ( $\overline{RAS}$ -only or  $\overline{xCBBR}$ ) cycle.



PACKAGE DIMENSION: 42 LEAD SOJ, (TJ)



TOLERANCES: ±0.13 (0.005) UNLESS OTHERWISE SPECIFIED  
ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

ORDERING INFORMATION

W P D 1 M 16 X - 70 T J X

