

DATA SHEET

VMS113 Cryptographic chip

Preliminary specification
File under Integrated Circuits

1999 May 02

Cryptographic chip**VMS113**

1	Introduction	3
1.1	Features	3
2	Overview	4
3	Register Definitions	6
3.1	Input/Output Registers (Read/Write)	7
3.2	Status/Configuration Register (Read/Write)	7
3.3	Mode Register (Write Only)	8
3.4	Randomizer Register (Write only)	9
3.5	Software Reset Register (Write only)	9
3.6	Initialization Vector (IV) Register (Read/Write)	10
3.7	Key Registers (Write Only)	10
4	Data Flow	11
4.1	Pipeline With Bypass Description	17
5	DC Paramaters	18
6	AC Parameters and Timing	19
6.1	Timing Diagrams	20
7	Pinout	22
7.1	Physical Pinout Description	23


Cryptographic chip

VMS113

1 Introduction

The VMS113 is a high-speed ciphering engine and random number generator that supports the Data Encryption Standard (DES) algorithm as specified by the National Institute of Standards and Technology Federal Information Processing Standards Publication #46-2 (FIPS PUB 46-2). The VMS113 performs single DES at 284 Mbits/second and 2-key triple DES in excess of 100 Mbits/second in both Electronic Code Book and Cipher Block Chaining modes.

The VMS113 includes VLSI Technology's digital non-deterministic randomizer for Initialization Vector (IV) and key generation, and random number seeding.



1.1 Features

- Implements FIPS-PUB standard 46-2 Data Encryption Standard (DES)
- Supports Single DES and Triple DES Electronic Codebook (ECB) and Cipher-Block-Chaining (CBC)
- Programmable Bypass
- 16 Bit Bi-directional DATA I/O Port
- Simple register based control
- Clock rate up to 40 Mhz
- Built-in non-deterministic randomizer
- Built-in 4 Key Cache for high speed cryptographic context switching
- Implemented in low power CMOS technology
- Surface Mount 44 pin Plastic Leaded Chip Carrier (PLCC) package

Cryptographic chip

VMS113

2 Overview

The VMS113 is a high speed ciphering engine that supports the Data Encryption Standard (DES) algorithm as specified by the National Institute of Standards and Technology Federal Information Processing Standards Publication #46-2 (FIPS PUB 46-2). The VMS113 supports single DES Electronic Code Book and Cipher Block Chaining encryption/decryption. The triple DES ECB Mode option uses the following sequence of operation:

Triple DES encryption:

- DES Encrypt w/Key A
- DES Decrypt w/Key B
- DES Encrypt w/Key A

Triple DES decryption:

- DES Decrypt w/Key A
- DES Encrypt w/Key B
- DES Decrypt w/Key A

For CBC mode the IV is wrapped around the three step sequence of Triple DES.

The VMS113 uses a 16 bit bi-directional data bus and appears as a 16 bit peripheral to the host processor. A 5-bit address field is used as the command input and control/status pins are available for host processor control and communication. The VMS 113 is a fully static design and supports clock rates up to 40 Mhz. Pipelined encryption/decryption for continuous blocks of data is implemented for both ECB and CBC modes. The VMS113 also supports a bypass mode (plain/cipher data in, plain/cipher data out) which is cycle consistent with the equivalent encryption/decryption mode.

Two 8-bit status and mode registers are present for current status and configuration/control of the VMS113. The MODE register is used select encrypt/decrypt modes and key usage. The STATUS/CONFIGURATION register is used to update the processor on the current state of the VMS113, set bypass mode, or select the ciphering operational mode; Electronic Codebook or Cipher Block Chaining.

The VMS113 key Cache consists of (4) 56-bit write only registers which allow for high speed key context switching. This multi-key cache will facilitate Single DES operations and Triple DES operations.

The VMS113 also includes VLSI Technology's digital non-deterministic randomizer (patent pending) for Initialization Vector (IV) and key generation, and random number seeding. The randomizer does not require an external seed. The host processor can request and read a random 64-bit word via read-write commands.

The VMS113 is controlled by the host processor via an address field, control/status lines, and data bus. The DATA I/O port is used to input keys, read/write status, input control, and read/write data. The host processor reads, writes, and configures the VMS113 via a 5-bit address field that is decoded by the VMS113 state machine and decoding logic. The VMS113 is memory mapped into the address space. The address command set includes reading the status, writing mode registers, loading cryptographic Keys, and loading and unloading plain and cipher data.

The NRW (not-read/write) and -CS (chip-select) lines control the data flow through the DATA I/O

Cryptographic chip**VMS113**

port. The input and output data registers are used to store complete data blocks to and from the DES core. The BUSY output is used to indicate when a ciphering process is in progress or completed. The IRDY output indicates the VMS113 is ready for input on the DATA I/O port. The ORDY output indicates the VMS113 is ready to output to the DATA I/O port. The RDY output is used to indicate the DATA I/O port is ready to be read or written i.e. the logical "OR" of IRDY and ORDY. The CLOCK input is used to clock in data and synchronize all internal operations to the DES core.

Once the VMS113 is setup, the VMS113 will automatically start a cipher process after the last 16 bit Least Significant Word (LSWord) is written, once the other three data words are written. A start signal is not required to start the cipher process.

The VMS113 is 100% backward pin and software compatible with the VMS110.

Cryptographic chip

VMS113

3 Register Definitions

The VMS113 is configured and controlled by a set of internal registers as shown below

Internal Registers

DATA I/O REGISTER	64 bits
STATUS/CONFIGURATION	8 BITS
MODE	8 BITS
RANDOMIZER	FLAG
SOFTWARE RESET	16 BITS
IV	64 BITS
KEY 1	64 BITS (56 USED)
KEY 2	64 BITS (56 USED)
KEY 3	64 BITS (56 USED)
KEY 4	64 BITS (56 USED)

The internal registers are accessed through the address pins ADDR[4:0]. The user should refer to “Pipeline Diagram (Single DES)” on page 16 to READ/WRITE to this device when operating as a data pipeline. The following table is given as the internal memory map.

Internal Memory Address Map

Address	Register
00h - 03h	I/O Register Word4 [63:48] - Word1 [15:0] (Read/Write)
04h	Status/Configuration Register (Read/Write)
05h	Mode Register (Write Only)
06h	Randomizer Register (Write Only)
07h	Software Reset Register (Write Only)
08h - 0Bh	Initial Vector (IV) Register [63:48] - [15:0] (Read/Write)
0Ch-0Fh	Reserved
10h-13h	Key 1 Word 4 [63:48] - Key 1 Word 1 [15:0]
14h-17h	Key 2 Word 4 [63:48] - Key 2 Word 1 [15:0]
18h-1Bh	Key 3 Word 4 [63:48] - Key 3 Word 1 [15:0]

Cryptographic chip

VMS113

Address	Register
1Ch-1Fh	Key 4 Word 4 [63:48] - Key 4 Word 1 [15:0]

3.1 Input/Output Registers (Read/Write)

The input/output registers are accessed through the DATA I/O port interface using the I/O register address. The I/O registers share the same address location, the NRW signal determines which register is accessible. The Output register is accessed during a read only, and the Input register is accessed during a write only. An internal state machine keeps track of the addresses written to for a data transfer. Once the final word, (word 1) is read/written from/to the VMS113, the next encryption operation will begin automatically. Once the output data is read, the following command sequence can be executed:

1. Write data into the VMS113; four 16 bit words.
2. Encrypt/Decrypt operation starts.
3. Read data from the VMS113; four 16 bit words.

The 64-bit read-write Input and Output Registers are setup to appear as four 16 bit words of storage. The Input register is write only and the Output register is read only. The Input and Output registers will be loaded and unloaded with four 16 bit words: Most Significant Words (MSWords) first (WORD 4 is the MSW and WORD 1 is the LSW). The entire 64 bit block must be written or read, partial blocks cannot be processed. The VMS113 will start an encryption/decryption cycle after the LSWord is loaded into the Input register.

The Input and Output registers are considered full when four 16-bit words are present. The I/O registers can be written/read during encryption processing which allows pipelined operation, see "Pipeline Diagram (Single DES)" on page 16. The Output register is considered empty only after words [4:1] are read. The Input register is used for data input only and the Output register is for data output or Randomizer output.

The VMS113 requires four cycles to load four 16-bit blocks of input data, 1 cycle to load the DES engine, eight cycles to encrypt/decrypt the data for single DES, 24 cycles to encrypt/decrypt the data for triple DES, one cycle to load the output register and four cycles to empty the four 16-bit blocks from the output register. This sequence applies to both ECB and CBC modes. In CBC encryption mode the IV, or previous DES output vector, is exclusive OR'd with the input register while loading the DES engine. In CBC decryption mode the IV, or previous DES input vector, is exclusive OR'd with the output register while unloading the DES engine.

Data I/O Bit Descriptions

BITS [63:49]	BITS [47:32]	BITS [31:16]	BITS [15:0]
WORD 4	WORD 3	WORD 2	WORD 1

3.2 Status/Configuration Register (Read/Write)

The contents of the Status/Configuration register can be read or written at any time using the host processor read/write cycle, similar to reading a memory. The Status/Configuration register con-

Cryptographic chip

VMS113

tents are accessed through the DATA I/O [7:0] data lines. All other DATA I/O bits [15:8] will be set to zero. A software or hardware reset forces all register bits to 0, i.e. 00h

Status/Configuration (READ/WRITE)

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
0	0	0	BYPASS	BYPASS	CIPHER	BUSY	DRDY

Bits 7-5 Reserved - Always Zero

Bits 4-3 BYPASS - Bypass Select. Both bits set to 1 will enable bypass mode, cipher in => cipher out, plain in => plain out

Bit 2 CIPHER - Cipher Select - The CBC mode will be used when this bit is zero. The ECB mode will be used when this bit is one.

Bit 1 BUSY - Cipher Function Busy - The Busy Bit will be a one when the ciphering DES algorithm is actively encrypting or decrypting data. The Busy bit will return to zero once data has been transferred to the Output Register and the ciphering algorithm is idle.

Bit 0 DRDY - Data Ready - This DRDY bit indicates that the DES engine has data.

3.3 Mode Register (Write Only)

This register can be accessed at anytime. However, if the Mode register is written during a DES processing cycle, the Mode register will be updated after the current DES processing cycle is completed. The Mode register is written as a host processor write cycle similar to writing a memory. The Mode register will be loaded using the data bus DATA I/O [7:0]. All other DATA I/O bits [15:8] will be treated as don't cares (X). A software or hardware reset forces all register bits to 0, i.e. 00h.

Mode (WRITE Only)

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
DES MODE	ENCRYPT	Key B [2]	Key B [1]	Key B [0]	Key A [2]	Key A [1]	Key A [0]

Bit 7 DES MODE - 0 for DES (Default), 1 for Triple DES.

Bit 6 ENCRYPT - Encrypt or Decrypt - The DES engine will decrypt data when set to zero and encrypt data when set to one.

Bits 5-3 KEYB[2:0] - Key B Select - Key B select for the VMS113 are written to BIT 5 to BIT 3. This key B is used in Triple mode only. NOTE: If Key B is the same as KEY A in triple DES mode, A Single DES operation will result. However this operation will take 24 cycles.

- 000 - Key 1
- 001 - Key 2
- 010 - Key 3

Cryptographic chip

VMS113

- 011 - Key 4
- 1XX - Not Used

Bits 2-0 KEYA[2:0] - Key A Select - Key A select for the VMS113 are written to BIT 2 to BIT 0. This key A is used in Triple and single DES modes.

- 000 - Key 1
- 001 - Key 2
- 010 - Key 3
- 011 - Key 4
- 1XX - Not Used

3.4 Randomizer Register (Write only)

A write to the Randomizer Register, any value, will trigger the randomizer to generate a random bit pattern. The Randomizer can be used to generate random numbers for the IV's, generate keys, or generate seeds for another randomization routine. During randomization, the DATA I/O bus is ignored by the VMS113. The randomizer shifts bits into the Output register continuously at the rate of approx. 1MHZ, until the output register is read. The Output register contents are copied to the IV register when the read is issued. The randomization process will continue until the Output register is read and is completely empty. ORDY will go high to indicate that the Randomizer is operating. The Output register should be empty when starting the Randomizer.

When a write to the Randomizer is executed, the state machine will connect the Randomizer to the Output register. The contents of the Output register will be lost once this command is executed. The Randomizer will begin to load random bits into the Output register using its own clock at a rate of 1 MHz or greater. In order to generate a complete 64-bit number the Randomizer must run for a minimum of 64 micro-seconds. The Randomizer can continue to run after the Output register is full which results in more bits shifting through the Output register. The Randomizer will stay connected to the Output register until the output register is read for the first time. At the end of the random number generation the Output register and the IV register will contain a 64 bit random number.

Since the IV is mirroring the Output register, it is possible to continuously read the VI register. This has the effect of accessing the random number stream in real time since over sampling is permitted.

3.5 Software Reset Register (Write only)

When the location of the Software Reset is written, the VMS113 will initiate a software reset for two CLOCK cycles. It forces the selected VMS113 registers to their default configuration i.e. 00h. The DATA I/O bits [15:4] will be treated as don't cares (X) during reset.

Software Reset (WRITE Only)

BIT [15:4]	BIT 3	BIT 2	BIT 1	BIT 0
DON'T CARE	IV RESET	KEY CACHE RESET	STATUS/CONFIG and MODE RESET	DES and I/O RESET

Cryptographic chip**VMS113**

- Bit 15-4: DON'T CARE
- Bit 3: IV RESET - A "1" Resets the IV Register to default, i.e. 00h.
- Bit 2: KEY CACHE RESET - A "1" Resets all Key Registers to default, i.e. 00h.
- Bit 1: STATUS/CONFIGURATION AND MODE REGISTER RESET - A "1" Resets the Status/Configuration and Mode Registers to default, i.e. 00h and also stops the Randomizer if it is running.
- Bit 0: DES ENGINE AND INPUT/OUTPUT REGISTER RESET - A "1" Resets the I/O register to default, i.e. 00h and clears the DES engine and also stops the Randomizer if it is running.

3.6 Initialization Vector (IV) Register (Read/Write)

The IV must be loaded into the VMS113 before the input register is loaded when using CBC mode encryption/decryption. This will ensure that the IV is valid before the DES encryption/decryption cycle starts. The IV is only used in CBC mode encryption or decryption.

When the Randomizer is used to generate a random number, the IV register is loaded with the random number that is generated, overwriting any previous data. However, the reading of the output register is the event that triggers the end of randomization.

3.7 Key Registers (Write Only)


The FIPS PUB 46-2 specifies that one bit in each byte of the Key is used for Parity. Since the VMS113 does not check for parity, bits 0,8,16,24,32,40,48, and 56 are ignored. The Key registers can be loaded in any order at any time. The Keys are accessed via the DATA I/O port 16-bits at time. The VMS113 provides four generic 56 bit key registers to implement a multi-key system. The key cache consists of write only registers that are loaded by selecting the proper address. The key registers must be loaded with sequential writes of four 16 bit words of Key Data (the most significant word is first) with the proper address code. The Mode register will select which key is used by the DES core, the default key is Key[1] for Key A and Key B. A software or hardware reset will zero all key registers otherwise the contents will remain intact.

Cryptographic chip

VMS113

4 Data Flow


Figure 4 Data Flow Diagram



Cryptographic chip

VMS113


Figure 5 ECB Mode Encryption Timing



Cryptographic chip

VMS113

Figure 6 CBC Mode Encryption (Single DES)



Cryptographic chip

VMS113

Figure 8 Bypass Mode






Figure 9 Pipeline Diagram (Single DES)




W = Write Cycle R = Read Cycle S = Stall
 R = Read Cycle E/D = Encrypt/Decrypt

Cryptographic chip

VMS113

Figure 10 Pipeline Operation Detail (Single DES)



Data throughput for single DES is calculated as follows:

n = number of 64-bit blocks of data


f = frequency in MHz

cycles required = 9*(n+1)

Mbits/second = (64*n)/(9*(n+1)*(1/f)), as n -> ∞ Mbits/second -> f(64/9) or 7.11111*f

NOTE: Triple DES cipher operations require 24 clock cycles instead of 8 clock cycles for single DES ciphers.

Figure 11 Pipeline with bypass (Single DES)



4.1 Pipeline With Bypass Description

“Pipeline Diagram (Single DES)” on page 16 and “Pipeline Operation Detail (Single DES)” on page 17 show the recommended data access sequence for pipeline operation. To achieve the maximum throughput, a block of data is written into the input register while the DES engine is busy processing the previously entered block of data. Once the engine finishes, the processed (encrypted or decrypted) block of data is unloaded into the output register at the same time the block of data in the input register is loaded into the engine. The processed block of data can then be read from the output register before a new block of data is written into the input register. This read and write sequence takes exactly eight clock cycles. This means the loading/unloading of data to/from the engine takes place right after the LSW is written into the input register. Notice that the engine is always busy except during the load/unload cycles.

With bypass mode, a STATUS/CONFIGURATION write cycle is required before the data to be bypassed is written into the input register. “Pipeline with bypass (Single DES)” on page 18 shows the insertion of this write cycle between the processed block 3 read cycles and the bypassed block 5 write cycles. The last write cycle of block 5 is completed during the unloading cycle of block 4. This results in one extra clock required for the loading of block 5 before the engine starts again. Notice that the BUSY signal is de-asserted for two clock cycles. During the loading of block 5 however, the MSW of the processed block 4 is read from the output register saving one clock cycle. If block 5 is the only block bypassed, this extra cycle can be used for the STATUS/CONFIGURATION write cycle. In this case, one extra clock cycle is not required to start processing block 6.

Cryptographic chip

VMS113

5 DC Paramaters

DC Parameter

Symbol	Parameter	Min	Max	Units	Notes
VDD	Supply Voltage	VSS-0.3	VSS+7.0	V	1
VIP	Voltage Applied to Any Pin	VSS-0.3	VDD+0.3	V	1
TS	Storage Temperature	-40	+125	×C	1

Recommended DC Operating Conditions

Symbol	Parameter	Min	Max	Units	Notes
VDD	Supply Voltage	4.75	5.25	V	2
VIH	Input HIGH Voltage	2.4	VDD	V	2
VIL	Input LOW Voltage	0	0.8	V	2
T	Operating Temperature	0	+70	×C	

DC Characteristics

Symbol	Parameter	Min	Max	Units	Notes
IDD	Supply Current		TBD	A	
ILATCH	DC latch-up current 70× C	-400	400	mA	
IIN	Input Leakage Current		TBD	uA	
VOL	Output LOW Voltage		0.3 VDD	V	
VOH	Output HIGH Voltage	0.7 VDD	VDD	V	
CIN	Input Capacitance		TBD	pF	

Notes:

1. These are stress ratings only. Exceeding the absolute maximum ratings may permanently damage the device. Operating the device at absolute maximum ratings for extended periods may affect device reliability, and void warranty.
2. Voltages measured with respect to VSS.

Cryptographic chip

VMS113

6 AC Parameters and Timing

Timing

Symbol	Parameter	Min	Max	Units	Notes
PWR	AC Power Consumption		TBD	mA/MHz	
TCLKH	Clock width high phase	8		ns	
TCLKL	Clock width low phase	8		ns	
TPRD	Clock period	25		ns	
TADDRS	Address set-up time	7		ns	1,3
TADDRH	Address hold time	0.5		ns	1,3
TWAITS	Wait set-up time	6		ns	1,3
TWAITH	Wait hold time	1		ns	1,3
TDIOS	DATA I/O [15:0] set-up time	2		ns	1,3
TDIOH	DATA I/O [15:0] hold time	1.5		ns	1,3
TCSS	Chip select set-up time	6		ns	1,3
TCSH	Chip select hold time	1		ns	1,3
TRWS	Not-Read/Write set-up time	6		ns	1,3
TRWH	Not-Read/Write hold time	1.0		ns	1,3
TADO	Address to valid data output		14	ns	1,3
TRWDO	Not-Read/Write to valid data I/O		11	ns	1,3
TCSDO	Chip select to valid data output		11	ns	1,3
TORDY	Clock to ORDY output delay		14	ns	2,3
TIRDY	Clock to IRDY output delay		16	ns	2,3
TBUSY	Clock to BUSY output delay		16	ns	2,3
TRDY	Clock to RDY output delay		16	ns	2,3
TRST	Asynchronous reset pulse width	1		cycle	
TSTRT	Start delay after reset	3		cycles	

Notes:


1. Timings simulated using a 50 pF load.
2. Timings simulated using a 20 pF load.
3. Typical output capacitance at any given pin is 7pF.

Cryptographic chip

VMS113

6.1 Timing Diagrams


Figure 4 Input / Output Access



Cryptographic chip

VMS113

Figure 5 Control Signals



Cryptographic chip

VMS113

7 Pinout

The VMS113 is packaged in a 44 pin PLCC.


Signal Description

Signal Name	Pin	Type	Signal Description
-RESET	25	ITS	RESET: (Active Low) Used to reset all internal registers to 00h. This signal is asynchronous to CLOCK input and must be held low for 1 complete cycle.
CLOCK	16	IT	CLOCK
ADDR[4:0]	11, 10 ,9, 8 ,7	IT	ADDRESS: These inputs are used to select the internal registers of the VMS110
WAIT	26	IT	WAIT: Is used to hold off DATA I/O bus read or write cycles. WAIT must be low to strobe data into the or strobe new data out of the VMS110. WAIT must be low for the VMS110 to see CLOCK for I/O operations
ORDY	22	OC	OUTPUT READY: Indicates that the output register can be unloaded.
IRDY	21	OC	INPUT READY: Indicates that the input register can be loaded.
RDY	19	OC	READY: Logical "OR" or ORDY and IRDY signals
BUSY	20	OC	BUSY: Indicates an encryption/decryption cycle is in progress
-CS	15	IT	CHIP SELECT: (Active Low) This signal is used to select the DATA I/O port of the chip. This input signal must be synchronous to CLOCK.
NRW	14	IT	READ/WRITE: This signal is used to indicate which type of operation is being performed on the DATA I/O port. When low a read is performed, turning on the Data I/O drivers. When high, a write is performed, turning off the DATA I/O drivers This input must be synchronous to CLOCK.
DATA I/O[15:0]	27,28,29,30, 33,34,35,36, 41,42,43,44, 3,4,5,6	ITOC	DATA INPUT/OUTPUT: 16-bit bi-directional port used to pass data and keys in and out of the chip.
VDD	2,13,18, 23,32,38,40	PWR	Power Connection +5 VDC
VSS	1,12,17, 24,31,37,39	GND	Ground Connection 0 VDC

Cryptographic chip

VMS113

7.1 Physical Pinout Description



Cryptographic chip

VMS113

SOLDERING**Introduction to soldering surface mount packages**

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferably be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis **must** be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

- For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

Cryptographic chip

VMS113

Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD	
	WAVE	REFLOW ⁽¹⁾
BGA, LFBGA, SQFP, TFBGA	not suitable	suitable
HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS	not suitable ⁽²⁾	suitable
PLCC ⁽³⁾ , SO, SOJ	suitable	suitable
LQFP, QFP, TQFP	not recommended ⁽³⁾⁽⁴⁾	suitable
SSOP, TSSOP, VSO	not recommended ⁽⁵⁾	suitable

Notes

1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the *“Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods”*.
2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

Cryptographic chip

VMS113

DATA SHEET STATUS

DATA SHEET STATUS	PRODUCT STATUS	DEFINITIONS ⁽¹⁾
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

Note

1. Please consult the most recently issued data sheet before initiating or completing a design.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Cryptographic chip

VMS113

NOTES

Philips Semiconductors – a worldwide company

Argentina: see South America

Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140,
Tel. +61 2 9704 8141, Fax. +61 2 9704 8139

Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213,
Tel. +43 1 60 101 1248, Fax. +43 1 60 101 1210

Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,
220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773

Belgium: see The Netherlands

Brazil: see South America

Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,
51 James Bourchier Blvd., 1407 SOFIA,
Tel. +359 2 68 9211, Fax. +359 2 68 9102

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS,
Tel. +1 800 234 7381, Fax. +1 800 943 0087

China/Hong Kong: 501 Hong Kong Industrial Technology Centre,
72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. +852 2319 7888, Fax. +852 2319 7700

Colombia: see South America

Czech Republic: see Austria

Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V,
Tel. +45 33 29 3333, Fax. +45 33 29 3905

Finland: Sinikalliontie 3, FIN-02630 ESPOO,
Tel. +358 9 615 800, Fax. +358 9 6158 0920

France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex,
Tel. +33 1 4099 6161, Fax. +33 1 4099 6427

Germany: Hammerbrookstraße 69, D-20097 HAMBURG,
Tel. +49 40 2353 60, Fax. +49 40 2353 6300

Hungary: see Austria

India: Philips INDIA Ltd, Band Box Building, 2nd floor,
254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,
Tel. +91 22 493 8541, Fax. +91 22 493 0966

Indonesia: PT Philips Development Corporation, Semiconductors Division,
Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510,
Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080

Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. +353 1 7640 000, Fax. +353 1 7640 200

Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053,
TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007

Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI),
Tel. +39 039 203 6838, Fax +39 039 203 6800

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku,
TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL,
Tel. +82 2 709 1412, Fax. +82 2 709 1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,
Tel. +60 3 750 5214, Fax. +60 3 757 4880

Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,
Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,
Tel. +31 40 27 82785, Fax. +31 40 27 88399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,
Tel. +64 9 849 4160, Fax. +64 9 849 7811

Norway: Box 1, Manglerud 0612, OSLO,
Tel. +47 22 74 8000, Fax. +47 22 74 8341

Pakistan: see Singapore

Philippines: Philips Semiconductors Philippines Inc.,
106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,
Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

Poland: Al.Jerozolimskie 195 B, 02-222 WARSAW,
Tel. +48 22 5710 000, Fax. +48 22 5710 001

Portugal: see Spain

Romania: see Italy

Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW,
Tel. +7 095 755 6918, Fax. +7 095 755 6919

Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,
Tel. +65 350 2538, Fax. +65 251 6500

Slovakia: see Austria

Slovenia: see Italy

South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,
2092 JOHANNESBURG, P.O. Box 58088 Newville 2114,
Tel. +27 11 471 5401, Fax. +27 11 471 5398

South America: Al. Vicente Pinzon, 173, 6th floor,
04547-130 SÃO PAULO, SP, Brazil,
Tel. +55 11 821 2333, Fax. +55 11 821 2382

Spain: Balmes 22, 08007 BARCELONA,
Tel. +34 93 301 6312, Fax. +34 93 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,
Tel. +46 8 5985 2000, Fax. +46 8 5985 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. +41 1 488 2741 Fax. +41 1 488 3263

Taiwan: Philips Semiconductors, 5F, No. 96, Chien Kuo N. Rd., Sec. 1,
TAIPEI, Taiwan Tel. +886 2 2134 2451, Fax. +886 2 2134 2874

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
60/14 MOO 11, Bangna Trad Road KM. 3, Bagna, BANGKOK 10260,
Tel. +66 2 361 7910, Fax. +66 2 398 3447

Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye,
ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,
252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes,
MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421

United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,
Tel. +1 800 234 7381, Fax. +1 800 943 0087

Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Tel. +381 11 3341 299, Fax.+381 11 3342 553

For all other countries apply to: Philips Semiconductors,
Marketing Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN,
The Netherlands, Fax. +31 40 27 24825

Internet: <http://www.semiconductors.philips.com>

© Philips Electronics N.V. 2000

SCA 70

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

02/pp28

Date of release: 1999 May 02

Document order number: 9397 750 07476

Let's make things better.

**Philips
Semiconductors**



PHILIPS