

MITSUBISHI (DGT L LOGIC)

M54502P**DUAL AND GATE WITH DRIVE TRANSISTOR****DESCRIPTION**

The M54502P is a semiconductor integrated circuit containing two TTL AND gates and two high current, high breakdown voltage transistors.

FEATURES

- High driving current ($I_{O(max)}=600\text{mA}$)
- High breakdown voltage output ($V_{O(max)}=30\text{V}$)
- AND gate and transistor are separated.
- Strobe input provided

APPLICATION

General purpose, for use in industrial and consumer digital equipment. Suitable for driving magnetic relays and lamps.


FUNCTION

The M54502P consists of two driver circuits, each having a two input AND gate and a high current, high breakdown voltage transistor. The AND gates and transistors are independent of each other and therefore possible to use as individual circuits. If AND gate output Y is externally connected to base B of the transistor, the unit can be used to drive a magnetic relay or lamp directly. Besides this, the unit can be used as a translator either from TTL to MOS, or from MOS to TTL. With all these features an extremely wide range of usage is ensured.


The AND gate can be directly connected to either TTL or DTL.

FUNCTION TABLE (AND Gate)

A	G	Y
H	H	H
H	L	L
L	H	L
L	L	L

PIN CONFIGURATION (TOP VIEW)

ALWAYS ENSURE THAT SUB PIN IS CONNECTED TO THE LOWEST VOLTAGE POINT. (EQUAL TO OR LOWER THAN GND).

Outline 14P4**CIRCUIT SCHEMATIC (EACH DRIVER)****ABSOLUTE MAXIMUM RATINGS** ($T_a = 0\sim 75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage		7	V
V_i	Input voltage		5.5	V
V_o	Output voltage (output state High) (Note 1)		V_{CC}	V
V_{O}	Output voltage (output state High) (Note 2)		30	V
I_o	Output current (output state Low) (Note 2)		600	mA
V_{VS}	V_{CC} to substrate voltage		70	V
V_{CS}	Collector to substrate voltage		70	V
V_{CBO}	Collector to base voltage		70	V
V_{CER}	Collector to emitter voltage ($R_{BE} = 500\Omega$)		65	V
V_{EBO}	Emitter to base voltage		5	V
I_C	Collector current		600	mA
P_d	Power dissipation	$T_a = 25^\circ\text{C}$	1.19	W
T_{opr}	Operating temperature		0~75	$^\circ\text{C}$
T_{stg}	Storage temperature		-65~+150	$^\circ\text{C}$

Note 1 : When gate only is in use.

2 : When gate output is connected to the base of an output transistor.

DUAL AND GATE WITH DRIVE TRANSISTOR

RECOMMENDED OPERATING CONDITIONS ($T_a = 0 \sim 75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{CEO}	Collector to emitter voltage			24	V
I_C	Collector current			300	mA

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 75^\circ\text{C}$, unless otherwise noted)

<TTL Gate>

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V_{IH}	High-level input voltage		2			V
V_{IL}	Low-level input voltage				0.8	V
V_{OH}	High-level output voltage	$V_{CC} = 4.5\text{V}, V_i = 2\text{V}, I_{OH} = -400\ \mu\text{A}$	2.4			V
V_{OL}	Low-level output voltage	$V_{CC} = 4.5\text{V}, V_i = 0.8\text{V}, I_{OL} = 16\text{mA}$			0.4	V
I_{IH}	High-level input current (A)	$V_{CC} = 5.5\text{V}$		$V_i = 2.4\text{V}$	40	μA
				$V_i = 4.5\text{V}$	60	
I_{IH}	High-level input current (G)	$V_{CC} = 5.5\text{V}$		$V_i = 2.4\text{V}$	80	μA
				$V_i = 4.5\text{V}$	120	
I_{IL}	Low-level input current (A)	$V_{CC} = 5.5\text{V}, V_i = 0.4\text{V}$			-1.6	mA
I_{IL}	Low-level input current (G)	$V_{CC} = 5.5\text{V}, V_i = 0.4\text{V}$			-3.2	mA
I_{OS}	Output short-circuit current	$V_{CC} = 5.5\text{V}, V_O = 4.5\text{V}$	-18		-55	mA
I_{OCH}	High-level supply current	$V_{CC} = 5.5\text{V}, V_i = 4.5\text{V}$			11	mA
I_{OCL}	Low-level supply current	$V_{CC} = 5.5\text{V}, V_i = 0\text{V}$			20	mA

<Characteristics when TTL Gate and output transistor are connected>

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V_{IH}	High-level input voltage		2			V
V_{IL}	Low-level input voltage				0.8	V
I_{OH}	High-level output current	$V_{CC} = 4.5\text{V}, V_i = 0.8\text{V}, V_O = 30\text{V}$			100	μA
V_{OL}	Low-level output voltage	$V_{CC} = 4.5\text{V}, V_i = 2\text{V}, I_{OL} = 100\text{mA}$			0.4	V
V_{OL}	Low-level output voltage	$V_{CC} = 4.5\text{V}, V_i = 2\text{V}, I_{OL} = 300\text{mA}$			0.7	V
I_{OCL}	Low-level supply current	$V_{CC} = 5.5\text{V}, V_i = 5\text{V}$			95	mA

<Output transistor>

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{(BR)CBO}$	Collector to base breakdown voltage	$I_C = 100\ \mu\text{A}, I_E = 0\text{mA}$	70			V
$V_{(BR)CER}$	Collector to emitter breakdown voltage	$I_C = 100\ \mu\text{A}, R_{BE} = 500\ \Omega$	65			V
$V_{(BR)EBO}$	Emitter to base breakdown voltage	$I_E = 100\ \mu\text{A}, I_C = 0\text{mA}$	5			V
h_{FE}	Direct current amplification factor (Note 3)	$V_{CE} = 3\text{V}, I_C = 100\text{mA}, T_a = 25^\circ\text{C}$	25			—
		$V_{CE} = 3\text{V}, I_C = 300\text{mA}, T_a = 25^\circ\text{C}$	30			
		$V_{CE} = 3\text{V}, I_C = 100\text{mA}, T_a = 0^\circ\text{C}$	20			
		$V_{CE} = 3\text{V}, I_C = 300\text{mA}, T_a = 0^\circ\text{C}$	25			
V_{BE}	Base to emitter voltage	$I_B = 10\text{mA}, I_C = 100\text{mA}$			1	V
		$I_B = 30\text{mA}, I_C = 300\text{mA}$			1.2	
$V_{CE(sat)}$	Collector to emitter saturation voltage	$I_B = 10\text{mA}, I_C = 100\text{mA}$			0.4	V
		$I_B = 30\text{mA}, I_C = 300\text{mA}$			0.7	

Note 3 : Measurement should be done in a short time.

PRECAUTIONS FOR USE (WHEN TTL GATE AND OUTPUT TRANSISTOR ARE CONNECTED)

The permissible amount of collector current of the output transistor I_O varies according to the conditions. Calculate it as follows, using Fig. 1 "Heat Dissipation Rate Characteristics", Fig. 2 "Pulse Power Chart", and the following formula.

$$P_d = \frac{V_{CC}}{M+N} (M \cdot I_{CCL} + N \cdot I_{CCH}) + M \cdot I_O \cdot V_{OL} \dots (1)$$

- Where P_d : Power dissipation
 I_{CCL} : Supply current when all outputs of output transistors are "Low".
 I_{CCH} : Supply current when all outputs of output transistors are "High".
 V_{OL} : Output voltage when output is "Low".
 M : The number of output transistors whose state is "Low".

N : The number of output transistors whose state is "High".

$M+N$: The total number of gates included in one package.

When trying to determine permissible amount of constant current, first, read the largest permissible power dissipation P_d for the given operating free-air ambient temperature range from Fig. 1. Then calculate I_O by substituting into Formula (1) the maximum values of I_{CCL} , I_{CCH} and V_{CC} as well as values M and N .

When calculating pulse current I_O , use Fig. 2. First, determine maximum permissible power dissipation P_d from the duty cycle and pulse width, then calculate using Formula (1). In this case, be careful that I_O does not exceed the absolute maximum rating.

TYPICAL CHARACTERISTICS

Fig.1 "HEAT DISSIPATION RATE CHARACTERISTICS"





Fig.2 PULSE POWER CHART (CONTINUOUS PULSE)



DUAL AND GATE WITH DRIVE TRANSISTOR

SAFE RANGE OF OPERATION FOR THE OUTPUT TRANSISTOR (WHEN USED INDEPENDENTLY OF TTL GATE)

Both Fig. 3 and Fig. 4 show the safe operating ranges of output transistors when they are separate from and independent of the gates. Fig. 4 gives characteristics when $t_{pw} = 20ms$. When used for values other than 20ms determine the safe operating range using the method given below. Calculate P_C using Formula (2). (P_C being the total of collector dissipation of all "ON" transistors)

$$P_C = P_d - \frac{V_{CC}}{M+N} (M \cdot I_{CCL} + N \cdot I_{CCH}) \dots\dots\dots(2)$$

- Where P_d : Permissible power dissipation read from Fig. 1 and Fig. 2.
- I_{CCL} : Supply current when gate output state is "Low".
- I_{CCH} : Supply current when gate output state is "High".

(NOTE: The values of I_{CCL} and I_{CCH} will vary somewhat depending on the load connected to gate outputs.)

After using Formula (2) to calculate P_C , enter it into the following Formula (3) to find the safe operating range.

$$P_C = V_{CE} \cdot I_C \dots\dots\dots(3)$$

However, the absolute maximum rating of $V_{CE} \leq 30V$ and $I_C \leq 600mA$ must be observed.

Note that Figs 3 and 4 express power dissipation per package. Therefore, one transistor may consume all the power indicated in Fig. 3 and Fig. 4 if the other transistor and the gates are not used.

Fig.3 SAFE OPERATING RANGE OF OUTPUT TRANSISTOR (ONE SHOT PULSE)




Fig.4 SAFE OPERATING RANGE OF OUTPUT TRANSISTOR (CONTINUOUS PULSE)

