

## 16-BIT EVEN/ODD PARITY GENERATOR/CHECKER

## FEATURES

- Word-length easily expanded by cascading
- Generates either even or odd parity for 16-data bits
- Output capability: standard
- I<sub>CC</sub> category: MSI

## GENERAL DESCRIPTION

The 74HC/HCT7080 are high-speed Si-gate CMOS devices. They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT7080 are 16-bit parity generators or checkers commonly used to detect errors in high-speed data transmission or data retrieval systems.

The even and odd parity output is available for generating or checking even/odd parity up to 16-bits.

The even/odd parity output (E/̄O) is HIGH when an even number of data inputs (I<sub>0</sub> to I<sub>15</sub>) are HIGH and the cascade/even-odd-changing input (X̄) is HIGH.

Expansion to larger word sizes is accomplished by connecting the even/odd parity output (E/̄O) to the cascade/even-odd-changing input (X̄) of the final stage.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay I <sub>N</sub> to E/̄O X̄ to E/̄O	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	29 12	32 15	ns ns
C <sub>I</sub>	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	24	25	pF

GND = 0 V; T<sub>amb</sub> = 25 °C; t<sub>r</sub> = t<sub>f</sub> = 6 ns

## Notes

1. C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$$

where:  
f<sub>i</sub> = input frequency in MHz      C<sub>L</sub> = output load capacitance in pF  
f<sub>o</sub> = output frequency in MHz      V<sub>CC</sub> = supply voltage in V  
Σ (C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) = sum of outputs

2. For HC, the condition is V<sub>I</sub> = GND to V<sub>CC</sub>.  
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

## PACKAGE OUTLINES

20-lead DIL; plastic (SOT146).

20-lead mini-pack; plastic (SO20; SOT163A).

## PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	X̄	cascade/even-odd-changing input
2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18	I <sub>0</sub> to I <sub>15</sub>	data inputs
10	GND	ground (0 V)
19	E/̄O	even/odd parity output
20	V <sub>CC</sub>	positive supply voltage




Fig. 1 Pin configuration.




Fig. 2 Logic symbol.





Fig. 3 IEC logic symbol.




FUNCTION TABLE

INPUTS		OUTPUTS
$I_n$	$\bar{X}$	$E/\bar{O}$
$\Sigma = E$	H L	H L
$\Sigma \neq E$	H L	L H

H = HIGH voltage level

L = LOW voltage level

E = even



**DC CHARACTERISTICS FOR 74HC**

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

**AC CHARACTERISTICS FOR 74HC**

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS				
		74HC								V <sub>CC</sub> V	WAVEFORMS			
		+25			−40 to +85		−40 to +125							
		min.	typ.	max.	min.	max.	min.	max.						
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay I <sub>n</sub> to E/Ö	91 33 26	280 56 48		350 70 60		420 84 71		ns	2.0 4.5 6.0	Fig. 7			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay X to E/Ö	41 15 12	150 30 26		190 38 33		225 45 38		ns	2.0 4.5 6.0	Fig. 6			
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time	19 7 6	75 15 13		95 19 16		110 22 19		ns	2.0 4.5 6.0	Figs 6 and 7			

**DC CHARACTERISTICS FOR 74HCT**

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

**Note to HCT types**

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications.

To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
I <sub>n</sub>	1.0
X	1.0

**AC CHARACTERISTICS FOR 74HCT**

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS				
		74HCT								V <sub>CC</sub> V	WAVEFORMS			
		+25			−40 to +85		−40 to +125							
		min.	typ.	max.	min.	max.	min.	max.						
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay I <sub>n</sub> to E/Ö		37	63		79		95	ns	4.5	Fig. 7			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay X to E/Ö		18	32		40		48	ns	4.5	Fig. 6			
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Figs 6 and 7			

## AC WAVEFORMS




Fig. 6 Waveforms showing the cascade/even-odd-changing input ( $X$ ) to the even/odd parity output ( $E/O$ ) propagation delays and the output transition times.




Fig. 7 Waveforms showing the data inputs ( $I_n$ ) to the even/odd parity output ( $E/\bar{O}$ ) propagation delays and the output transition times.

## Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$   
HCT:  $V_M = 1.3\text{ V}$ ;  $V_I = GND$  to  $3\text{ V}$ .

## TEST CIRCUIT AND WAVEFORMS




Fig. 8 Test circuit for measuring AC performance.




Fig. 9 Input pulse definitions.

Definitions for Figs 8 and 9:

- $C_L$  = load capacitance including jig and probe capacitance  
(see AC CHARACTERISTICS for values).  
 $R_T$  = termination resistance should be equal to the output impedance  $Z_O$  of the pulse generator.

FAMILY	AMPLITUDE	$V_M$	$t_r, t_f$		OTHER
			$f_{max}$	PULSE WIDTH	
74HC 74HCT	$V_{CC}$ 3.0 V	50% 1.3 V	< 2 ns < 2 ns	6 ns 6 ns	