


Active Matrix Graphic VFD

MW25632EB

- 256 x 32 Fine Dot Matrix
- Low Operating Voltage
- Ultra High Brightness Display
- Low RFI Static Drive
- Wide Operating Temperature

This compact high brightness active matrix VF display has 32 chips. Each chip has a 256 bit shift register latch driver organised as a 16 x 16 array. No refresh is required once the data is loaded. Consult our application notes for further information.



PIN OUT

Pin	Sig	Pin	Sig
1	F1	36	SIN1
2	F1	37	CLK1
3	F1	38	LAT1
4	SIN2	39	G
5	G	40	SOUT1
6	CLK2	41	VDD1
7	LAT2	42	EN1
8	EN2	43	G
9	G	44	SOUT2
10	GND	45	F2
11	VDD2	46	F2
12	NC	47	F2

Dimensions in mm.
See full spec for tolerances.

ELECTRICAL SPECIFICATION

Parameter	Sym	Min	Typ	Max	Unit	Condition
Logic Voltage	V _{DD1}	4.5	5.0	5.5	V	V _{SS} =0V
Logic Current	I _{DD1}	-	30.0	45.0	mA	V _{DD1} =5V
Filament Voltage	E _f	4.0	4.4	4.8	V _{ac}	G, V _{DD2} =0V
Filament Current	I _f	83.0	92.0	101.0	mA _{ac}	G, V _{DD2} =0V
Display Voltage	G, V _{DD2}	13.0	15.0	17.0	V	V _{SS} =0V
Display Current	I _e +I _{DD2}	-	24.0	36.0	mA	G, V _{DD2} =15V
Filament Bias	E _k	0.0	0.6	1.0	V	V _{SS} =0V
Logic High Input	V _{IH}	3.7	-	V _{DD1}	V	V _{SS} =0V
Logic Low Input	V _{IL}	0	-	1.3	V	V _{SS} =0V
Logic High Input	I _{IH}	-	-	0.5	μA	V _{DD1} =5V
Logic Low Input	I _{IL}	-1600	-342	-96	μA	V _{DD1} =5V

ENVIRONMENTAL and OPTICAL SPECIFICATION


Parameter	Value
Display Area (XxY mm)	78.71 x 9.72
Dot Size/Pitch (XxY mm)	0.17 x 0.17/0.308 x 0.308
Luminance	3500 cd/m ² Typ
Colour of Illumination	Blue-Green (Filter for colours)
Operating Temperature	-40°C to +85°C
Storage Temperature	-50°C to +85°C
Operating Humidity (non condensing)	5 to 95% @ 25°C

- The power on rise time should be less than 50ms.
- Do not switch EN during a rising data hold.
- The 20R resistor at the V_{DD2} input is required to prevent current surge during switching.
- The filament supply (E_f) can be achieved by using semiconductor push-pull technology.


INTERFACE TIMING

Parameter	Time	Timing Diagram
CLK Cycle (CLK)	250ns min	
CLK High (CLKH)	80ns min	
SIN Setup (DS)	60ns min	
SIN Hold (DH)	50ns min	
SOUT Delay (PD)	50ns min	
LAT High (LH)	220ns min	
CLK then LAT (CL)	500ns min	
LAT then CLK (LC)	120ns min	


INTERFACE EXAMPLE



DISPLAY PATTERN



POWER SEQUENCE



CONTACT

Noritake Sales Office Tel Nos
 Nagoya Japan: +81 (0)52-561-9867
 Canada: +1-416-291-2946
 Chicago USA: +1-847-439-9020
 Munchen (D): +49 (0)89-3214-290
 Itron UK: +44 (0)1493 601144
 Rest Europe: +49 (0)61-0520-9220
www.noritake-iron.com

Subject to change without notice.
 Doc Ref: 03479 Iss:1 30July01

NORITAKE ITRON VFD

256 x 32 Dot Graphic