

## MSC23837-xxBS18/DS18

Preliminary

8,388,608-Word by 36-Bit DRAM Module: Fast Page Mode

### DESCRIPTION

The OKI MSC23837-xxBS18/DS18 is a fully decoded 8,388,608-word x 36-bit CMOS Dynamic Random Access Memory Module composed of eighteen 16-Mb DRAMs in SOJ (MSM5116400) packages mounted with eighteen 0.2  $\mu$ F decoupling capacitors on a 72-pin glass epoxy single-inline package. This module is generally used for memory expansion in parity applications such as workstations.

### FEATURES

- 8-Meg x 36-bit organization
- 72-pin socket insertable module
  - MSC23837-xxBS18: Gold tab
  - MSC23837-xxDS18: Solder tab
- Single +5V supply  $\pm 5\%$  tolerance
- Access times: 60, 70, 80 ns
- Input: TTL compatible
- Output: TTL compatible, three-state
- Refresh: 4096 cycles/64 ms
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  hidden refresh,  $\overline{\text{RAS}}$ -only refresh capability


5

### Family Organization

Part Number	Access Time (Max)			Cycle Time (Min)	Power Dissipation (Max)	
	$t_{\text{RAC}}$	$t_{\text{AA}}$	$t_{\text{CAC}}$		Operating	Standby
MSC23837-60BS18/DS18	60 ns	30 ns	15 ns	110 ns	5198 mW	99 mW (MOS level)
MSC23837-70BS18/DS18	70 ns	35 ns	20 ns	130 ns	4703 mW	
MSC23837-80BS18/DS18	80 ns	40 ns	20 ns	150 ns	4208 mW	

**PIN CONFIGURATION**

MSC23837-xxBS18/DS18



\*1 The common size difference of the board width 12.5mm of its height is specified as  $\pm 0.2$ . The value above 12.5mm is specified as  $\pm 0.5$ .


**Pin Configuration**

Pin Number	Pin Name	Pin Number	Pin Name	Pin Number	Pin Name	Pin Number	Pin Name	Pin Number	Pin Name
1	V <sub>SS</sub>	16	A4	31	A8	46	DQ21	61	DQ33
2	DQ0	17	A5	32	A9	47	WE	62	DQ34
3	DQ1	18	A6	33	N.C	48	N C	63	DQ35
4	DQ2	19	OE	34	N.C	49	DQ22	64	N.C
5	DQ3	20	DQ8	35	DQ17	50	DQ23	65	N C
6	DQ4	21	DQ9	36	DQ18	51	DQ24	66	N.C
7	DQ5	22	DQ10	37	DQ19	52	DQ25	67	PD0
8	DQ6	23	DQ11	38	DQ20	53	DQ26	68	PD1
9	DQ7	24	DQ12	39	V <sub>SS</sub>	54	DQ27	69	PD2
10	V <sub>CC</sub>	25	DQ13	40	CAS0	55	DQ28	70	PD3
11	PD4	26	DQ14	41	A10	56	DQ29	71	N C
12	A0	27	DQ15	42	A11	57	DQ30	72	V <sub>SS</sub>
13	A1	28	A7	43	CAST	58	DQ31		
14	A2	29	DQ16	44	RAS0	59	V <sub>CC</sub>		
15	A3	30	V <sub>CC</sub>	45	RAST	60	DQ32		

**Presence Detect Pins**

Pin Number	Pin Name	60 ns	70 ns	80 ns
67	PD0	N C.	N C	N C.
68	PD1	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
69	PD2	N C.	V <sub>SS</sub>	N C.
70	PD3	N C.	N C	V <sub>SS</sub>
11	PD4	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>

**BLOCK DIAGRAM**



5

## ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings <sup>[1]</sup>

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1.0 ~ +7.0	V
Voltage V <sub>CC</sub> supply relative to V <sub>SS</sub>	V <sub>CC</sub>	-1.0 ~ +7.0	V
Short circuit output current	I <sub>OS</sub>	50	mA
Power dissipation	P <sub>D</sub>	18	W
Operating temperature	T <sub>OPR</sub>	0 ~ +70	°C
Storage temperature	T <sub>STG</sub>	-40 ~ +125	°C

1 Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Recommended Operating Conditions (T<sub>a</sub> = 0 ~ +70°C)

Parameter	Symbol	Rated Value			Unit
		Min	Typ	Max	
Power supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	V
Input high voltage	V <sub>IH</sub>	2.4	-	6.5	V
Input low voltage	V <sub>IL</sub>	-1.0	-	0.8	V

### Capacitance (T<sub>a</sub> = 25°C, f = 1 MHz) <sup>[1]</sup>

Parameter	Symbol	Typ	Max	Unit
Input capacitance (A0 ~ A11)	C <sub>IN1</sub>	-	144	pF
Input capacitance (RAS0, RAS1, CAS0, CAS1)	C <sub>IN2</sub>	-	83	pF
Input capacitance (WE, OE)	C <sub>IN3</sub>	-	146	pF
I/O capacitance (DQ0~DQ35)	C <sub>DQ1</sub>	-	30	pF

1 Capacitance measured with Boonton Meter

**DC Characteristics ( $V_{CC} = 5\text{ V} \pm 10\%$ ,  $T_a = 0^\circ\text{C} \sim +70^\circ\text{C}$ )**

Parameter	Symbol	Condition	60 ns		70 ns		80 ns		Unit	Note	
			Min	Max	Min	Max	Min	Max			
Input leakage current	$I_{LI}$	$0\text{ V} \leq V_I \leq 6.5\text{ V}$ ; All other pins not under test = 0 V	-180	180	-180	180	-180	180	$\mu\text{A}$		
Output leakage current	$I_{LO}$	$D_{OUT}$ disable $0\text{ V} \leq V_O \leq 5.5\text{ V}$	-20	20	-20	20	-20	20	$\mu\text{A}$		
Output high voltage	$V_{OH}$	$I_{OH} = -5.0\text{ mA}$	2.4	$V_{CC}$	2.4	$V_{CC}$	2.4	$V_{CC}$	V		
Output low voltage	$V_{OL}$	$I_{OL} = 4.2\text{ mA}$	0	0.4	0	0.4	0	0.4	V		
Average power supply current (Operating)	$I_{CC1}$	RAS, CAS cycling, $t_{RC} = \text{min.}$	-	945	-	855	-	765	mA	[1] [2]	
Power supply current (Standby)	$I_{CC2}$	RAS = $V_{IH}$ , CAS = $V_{IH}$ , $D_{OUT} = \text{Hi-Z}$	TTL	-	36	-	36	-	36	mA	
			MOS	-	18	-	18	-	18	mA	
Average power supply current (RAS-only refresh)	$I_{CC3}$	RAS cycling, CAS = $V_{IH}$ , $t_{RC} = \text{min.}$	-	945	-	855	-	765	mA	[1] [2]	
Average power supply current (CAS-before-RAS refresh)	$I_{CC6}$	RAS cycling, CAS-before-RAS, $t_{RC} = \text{min.}$	-	945	-	855	-	765	mA	[1]	
Average power supply current (Fast Page Mode)	$I_{CC7}$	RAS = $V_{IL}$ , CAS cycling, $t_{PC} = \text{min.}$	-	855	-	765	-	675	mA	[1] [3]	

- $I_{CC}$  depends on output loading and cycle rates. Specified values are obtained with the output open
- Address can be changed once or less while RAS =  $V_{IL}$
- Address can be changed once or less while CAS =  $V_{IH}$

5

**AC Characteristics ( $V_{CC} = 5\text{ V} \pm 10\%$ ,  $T_a = 0^\circ\text{C} \sim +70^\circ\text{C}$ ) [1] [2] [3]**

Parameter	Symbol	60 ns		70 ns		80 ns		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	110	-	130	-	150	-	ns	
Read modify write cycle time	$t_{RMW}$	155	-	185	-	205	-	ns	
Fast Page Mode cycle time	$t_{PC}$	40	-	45	-	50	-	ns	
Fast Page Mode read modify write cycle time	$t_{PRMW}$	85	-	100	-	105	0	ns	
Access time from RAS	$t_{RAC}$	-	60	-	70	-	80	ns	[4] [5] [6]
Access time for CAS	$t_{CAC}$	-	15	-	20	-	20	ns	[4] [5]
Access time from column address	$t_{AA}$	-	30	-	35	-	40	ns	[6]
Access time from OE	$t_{OEA}$	-	15	-	20	-	20	ns	[4]
Access time from CAS precharge	$t_{CPA}$	-	35	-	40	-	45	ns	[4]
Output low impedance time from CAS	$t_{CLZ}$	0	-	0	-	0	-	ns	
Output buffer turn-off delay time	$t_{OFF}$	0	15	0	20	0	20	ns	[7]
OE to data output buffer turn-off delay	$t_{DEZ}$	0	15	0	20	0	20	ns	[7]
Transition time	$t_T$	3	50	3	50	3	50	ns	[3]
Refresh period	$t_{REF}$	-	64	-	64	-	64	ms	
RAS precharge time	$t_{RP}$	40	-	50	-	60	-	ns	
RAS pulse width	$t_{RAS}$	60	10K	70	10K	80	10K	ns	
RAS pulse width (Fast Page Mode)	$t_{RASP}$	60	100K	70	100K	80	100K	ns	
RAS hold time	$t_{RSH}$	15	-	20	-	20	-	ns	
RAS hold time referenced to OE	$t_{ROH}$	10	-	10	-	10	-	ns	
CAS precharge time (Fast Page Mode)	$t_{CP}$	10	-	10	-	10	-	ns	
CAS pulse width	$t_{CAS}$	15	10K	20	10K	20	10K	ns	
CAS hold time	$t_{CSH}$	60	-	70	-	80	-	ns	
CAS to RAS precharge time	$t_{CRP}$	10	-	10	-	10	-	ns	
RAS to CAS delay time	$t_{RCD}$	20	45	20	50	20	60	ns	[5]
RAS to column address delay time	$t_{RAD}$	15	30	15	35	15	40	ns	[6]
Row address set-up time	$t_{ASR}$	0	-	0	-	0	-	ns	
Row address hold time	$t_{RAH}$	10	-	10	-	10	-	ns	
Column address set-up time	$t_{ASC}$	0	-	0	-	0	-	ns	
Column address hold time	$t_{CAH}$	15	-	15	-	15	-	ns	
Column address hold time from RAS	$t_{AR}$	50	-	55	-	60	-	ns	
Column address to RAS lead time	$t_{RAL}$	30	-	35	-	40	-	ns	
Read command set-up time	$t_{RCS}$	0	-	0	-	0	-	ns	
Read command hold time	$t_{RCH}$	0	-	0	-	0	-	ns	[8]
Read command hold time reference to RAS	$t_{RRH}$	0	-	0	-	0	-	ns	[8]
Write command set-up time	$t_{WCS}$	0	-	0	-	0	-	ns	[9]
Write command hold time	$t_{WCH}$	10	-	15	-	15	-	ns	
Write command hold time from RAS	$t_{WCR}$	45	-	55	-	60	-	ns	

**AC Characteristics (V<sub>CC</sub> = 5 V ±10%, T<sub>a</sub> = 0°C ~ +70°C) [1] [2] [3] (Continued)**

Parameter	Symbol	60 ns		70 ns		80 ns		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write command pulse width	t <sub>WP</sub>	10	-	10	-	10	-	ns	
OE command hold time	t <sub>OEH</sub>	15	-	20	-	20	-	ns	
Write command to CAS lead time	t <sub>CWL</sub>	15	-	20	-	20	-	ns	
Write command to RAS lead time	t <sub>RWL</sub>	15	-	20	-	20	-	ns	
Data-in set-up time	t <sub>DS</sub>	0	-	0	-	0	-	ns	
Data-in hold time	t <sub>DH</sub>	15	-	15	-	15	-	ns	
Data-in hold time from RAS	t <sub>DHR</sub>	50	-	55	-	60	-	ns	
OE delay time	t <sub>OED</sub>	15	-	20	-	20	-	ns	
CAS to WE delay time	t <sub>CWD</sub>	40	-	50	-	50	-	ns	[9]
RAS to WE delay time	t <sub>RWD</sub>	85	-	100	-	110	-	ns	[9]
Column address to WE delay time	t <sub>AWD</sub>	55	-	65	-	70	-	ns	[9]
CAS active delay from RAS precharge	t <sub>RPC</sub>	10	-	10	-	10	-	ns	
RAS to CAS set-up time (CAS-before-RAS)	t <sub>CSR</sub>	10	-	10	-	10	-	ns	
RAS to CAS hold time (CAS-before-RAS)	t <sub>CHR</sub>	20	-	20	-	20	-	ns	
CAS precharge time (Refresh counter test)	t <sub>CPT</sub>	40	-	40	-	40	-	ns	
WE to RAS precharge time (CAS-before-RAS)	t <sub>WRP</sub>	10	-	10	-	10	-	ns	
WE hold time from RAS (CAS-before-RAS)	t <sub>WRH</sub>	10	-	10	-	10	-	ns	
RAS to WE set-up time (Test mode)	t <sub>WSR</sub>	10	-	10	-	10	-	ns	[10] [11]
RAS to WE hold time (Test mode)	t <sub>WHR</sub>	20	-	20	-	20	-	ns	[10] [11]
CAS precharge to WE delay time	t <sub>CPWD</sub>	60	-	70	-	75	-	ns	[9]

- 1 A start-up delay of 200 μs is required after power-up followed by a minimum of eight initialization cycles (RAS-only refresh or CAS-before-RAS refresh) before proper device operation is achieved. When using the internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles is required.
- 2 AC measurements assume t<sub>T</sub> = 5 ns.
- 3 V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring input timing signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- 4 Measured with a load circuit equivalent to 2 TTL + 100 pF.
- 5 Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, access time is controlled by t<sub>CAC</sub>.
- 6 Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, access time is controlled by t<sub>AA</sub>.
- 7 t<sub>OFF</sub> (max) and t<sub>OEZ</sub> (max) defines the time at which the output achieves an open circuit condition and is not referenced to output voltage levels.
- 8 t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
- 9 t<sub>WCS</sub>, t<sub>CWD</sub>, t<sub>RWD</sub>, t<sub>AWD</sub> and t<sub>CPWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data output pin will remain in a high impedance state throughout the entire cycle. If t<sub>CWD</sub> (min), t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min.), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) and t<sub>CPWD</sub> ≥ t<sub>CPWD</sub> (min), the cycle is a read modify write cycle and the data output pin will contain data read from the selected cell. If neither condition is satisfied, the data output logic state (at access time) is undefined.
- 10 The test mode is initiated by performing a WE and CAS-before-RAS refresh cycle. This mode is latched and remains in effect until the exit cycle is generated. The test mode specified in this data sheet is a 4-bit parallel test function. CA1 and CA0 are not used. In a read cycle, if all internal bits are equal, the data I/O pin will indicate a high level. If any internal bits are not equal, the data I/O pin will indicate a low level. The test mode is cleared and the memory device returned to its normal operating state by performing a RAS-only refresh cycle or a CAS-before-RAS refresh cycle.
- 11 In a test mode read cycle, the access time parameters are delayed by 5 ns. Test mode parameters are obtained by adding 5 ns to the normal read cycle values.

5