

PRELIMINARY

Notice : This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI LSIs
M5M29KB/T800AVP

**8,388,608-BIT (1048,576-WORD BY 8-BIT / 524,288-WORD BY16-BIT)
CMOS 5.0V-ONLY, BLOCK ERASE FLASH MEMORY**

DESCRIPTION

The MITSUBISHI Mobile FLASH M5M29KB/T800AVP is 5.0V-only high speed 8,388,608-bit CMOS boot block Flash Memories with alternating BGO (Back Ground Operation) feature. The BGO feature of the device allows Program or Erase operations to be performed in one bank while the device simultaneously allows Read operations to be performed on the other bank. This BGO feature is suitable for mobile and personal computing, and communication products. The M5M29KB/T800AVP is fabricated by CMOS technology for the peripheral circuits and DINOR(Divided bit line NOR) architecture for the memory cells, and are available in 48pin TSOP(I) .


FEATURES

- Organization 524,288 word x 16bit
..... 1,048,576 word x 8 bit
- Supply voltage Vcc = 4.5~5.5V
- Access time -80 80ns
..... -11 100ns
- Power Dissipation
 Read 110 mW (Max. at 5MHz)
 (After Automatic Power saving) 0.25mW (typ.)
 Program/Erase 220 mW (Max.)
 Standby 0.25mW (typ.)
 Deep power down mode 0.25mW (typ.)
- Auto program for Bank(I)
 Program Time 4ms (typ.)
 Program Unit
 (Byte Program) 1word/1byte
 (Page Program) 128word/256byte
- Auto program for Bank(II)
 Program Time 4ms (typ.)
 Program Unit 128word/256byte
- Auto Erase
 Erase time 40 ms (typ.)
 Erase Unit
 Bank(I) Boot Block 8Kword/16Kbyte x 1
 Parameter Block 4Kword/8Kbyte x 6
 Bank(II) Main Block 32Kword/64Kbyte x 15
- Program/Erase cycles 100Kcycles
- Boot Block
 M5M29KB800AVP Bottom Boot
 M5M29KT800AVP Top Boot
- Other Functions
 Soft Ware Command Control
 Selective Block Lock
 Erase Suspend/Resume
 Program Suspend/Resume
 Status Register Read
 Alternating Back Ground Program/Erase Operation
 Between Bank(I) and Bank(II)
- Package
 48-Lead, 12mm x 20mm TSOP (type-I)

APPLICATION

Code Storage PC BIOS
Digital Cellular Phone/Telecommunication

PIN CONFIGURATION (TOP VIEW)




PRELIMINARY

Notice : This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI LSIs

M5M29KB/T800AVP

**8,388,608-BIT (1048,576-WORD BY 8-BIT / 524,288-WORD BY16-BIT)
CMOS 5.0V-ONLY, BLOCK ERASE FLASH MEMORY**



FUNCTION

The M5M29KB/T800AVP includes on-chip program/erase control circuitry. The Write State Machine (WSM) controls block erase and byte/page program operations. Operational modes are selected by the commands written to the Command User Interface (CUI). The Status Register indicates the status of the WSM and when the WSM successfully completes the desired program or block erase operation.

A Deep Powerdown mode is enabled when the RP# pin is at GND, minimizing power consumption.

Read

The M5M29KB/T800AVP has three read modes, which accesses to the memory array, the Device Identifier and the Status Register. The appropriate read command are required to be written to the CUI. Upon initial device powerup or after exit from deep powerdown, the M5M29KB/T800AVP automatically resets to read array mode. In the read array mode, low level input to CE# and OE#, high level input to WE# and RP#, and address signals to the address inputs (A0-A18:Word mode, A-1, A0-A18:Byte mode) output the data of the addressed location to the data input/output (D0-D15:Word mode, D0-D7:Byte mode).

Write

Writes to the CUI enables reading of memory array data, device identifiers and reading and clearing of the Status Register. They also enable block erase and program. The CUI is written by bringing WE# to low level, while CE# is at low level and OE# is at high level. Address and data are latched on the earlier rising edge of WE# and CE#. Standard micro-processor write timings are used.

Alternating Background Operation (BGO)

The M5M29KB/T800AVP allows to read array from one bank while the other bank operates in software command write cycling or the erasing / programming operation in the background. Read array operation with the other bank in BGO is performed by changing the bank address without any additional command. When the bank address points the bank in the erasing / programming operation, the data is read out from the status register. The access time with BGO is the same as the normal read operation.

Output Disable

When OE# is at VIH, output from the devices is disabled. Data input/output are in a high-impedance(High-Z) state.

Standby

When CE# is at VIH, the device is in the standby mode and its power consumption is reduced. Data input/output are in a high-impedance(High-Z) state. If the memory is deselected during block erase or program, the internal control circuits remain active and the device consume normal active power until the operation completes.

Deep Power-Down

When RP# is at VIL, the device is in the deep powerdown mode and its power consumption is substantially low. During read modes, the memory is deselected and the data input/output are in a high-impedance(High-Z) state. After return from powerdown, the CUI is reset to Read Array, and the Status Register is cleared to value 80H. During block erase or program modes, RP# low will abort either operation. Memory array data of the block being altered become invalid.

Automatic Power-Saving (APS)

The Automatic Power-Saving minimizes the power consumption during read mode. The device automatically turns to this mode when any addresses or CE# isn't changed more than 200ns after the last alternation. The power consumption becomes the same as the stand-by mode. While in this mode, the output data is latched and can be read out. New data is read out correctly when addresses are changed.

SOFTWARE COMMAND DEFINITIONS

The device operations are selected by writing specific software command into the Command User Interface.

Read Array Command (FFH)

The device is in Read Array mode on initial device power up and after exit from deep powerdown, or by writing FFH to the Command User Interface. After starting the internal operation the device is set to the read status register mode automatically.

Read Device Identifier Command (90H)

Read Device Identifier Code Command(90H) is written to the command latch for reading device identifier codes. Following the command write, the manufacturer code and the device code can be read from address 0000H and 0001H, respectively.

Read Status Register Command (70H)

The Status Register is read after writing the Read Status Register command of 70H to the Command User Interface. Also, after starting the internal operation the device is set to the Read Status Register mode automatically.

The contents of Status Register are latched on the later falling edge of OE# or CE#. So CE# or OE# must be toggled every status read.

Clear Status Register Command (50H)

The Erase Status, Program Status and Block Status bits are set to "1"s by the Write State Machine and can only be reset by the Clear Status Register command of 50H. These bits indicates various failure conditions.

Block Erase / Confirm Command (20H/D0H)

Automated block erase is initiated by writing the Block Erase command of 20H followed by the Confirm command of D0H. An address within the block to be erased is required. The WSM executes iterative erase pulse application and erase verify operation.

Program Commands

A)Word/Byte Program (40H)

Word/Byte program is executed by a two-command sequence. The Word/Byte Program Setup command of 40H is written to the Command Interface, followed by a second write specifying the address and data to be written. The WSM controls the program pulse application and verify operation. The Word/Byte Program Command is Valid for only Bank(I).

B)Page Program for Data Blocks (41H)

Page Program for Bank(I) and Bank(II) allows fast programming of 128words/256bytes of data. Writing of 41H initiates the page program operation for the Data area. From 2nd cycle to 129th cycle (Word mode)/257th cycle (Byte mode), write data must be serially inputted. Address A6-A0 (Word mode)/A6-A0,A-1 (Byte mode) have to be incremented from 00H to 7FH/FFH. After completion of data loading, the WSM controls the program pulse application and verify operation.

C)Single Data Load to Page Buffer (74H) / Page Buffer to Flash (0EH/D0H)

Single data load to the page buffer is performed by writing 74H followed by a second write specifying the column address and data. Distinct data up to 256byte can be loaded to the page buffer by this two-command sequence. On the other hand, all of the loaded data to the page buffer is programmed simultaneously by writing Page Buffer to Flash command of 0EH followed by the confirm command of D0H. After completion of programing the data on the page buffer is cleared automatically.

These commands are valid for only Bank(I) alike Word/Byte Program.

Clear Page Buffer Command (55H)

Loaded data to the page buffer is cleared by writing the Clear Page Buffer command of 55H followed by the Confirm command of D0H. This command is valid for clearing data loaded by Single Data Load to Page Buffer command.

Suspend/Resume Command (B0H/D0H)

Writing the Suspend command of B0H during block erase operation interrupts the block erase operation and allows read out from another block of memory. Writing the Suspend command of B0H during program operation interrupts the program operation and allows read out from another block of memory. The Bank address is required when writing the Suspend/Resume Command. The device continues to output Status Register data when read, after the Suspend command is written to it. Polling the WSM Status and Suspend Status bits will determine when the erase operation or program operation has been suspended. At this point, writing of the Read Array command to the CUI enables reading data from blocks other than that which is suspended. When the Resume command of D0H is written to the CUI, the WSM will continue with the erase or program processes.

DATA PROTECTION

The M5M29KB/T800AVP provides selectable block locking of memory blocks. Each block has an associated nonvolatile lock-bit which determines the lock status of the block. In addition, the M5M29KB/T800AVP has a master Write Protect pin (WP1#) which prevents any modifications to memory blocks whose lock-bits are set to "0", when WP1# is low. When WP1# is high, all blocks can be programmed or erased regardless of the state of the lock-bits, and the lock-bits are cleared to "1" by erase. See the BLOCK LOCKING table on P.8 for details.

Power Supply Voltage

When the power supply voltage (Vcc) is less than 3.2V, the device is set to the Read-only mode.

A delay time of 2 us is required before any device operation is initiated. The delay time is measured from the time Vcc reaches Vccmin (4.5V).

During power up, RP#=GND is recommended. Falling in Busy status is not recommended for possibility of damaging the device.

MEMORY ORGANIZATION

The M5M29KB/T800AVP has one 8Kword boot block, six 4Kword parameter blocks, for Bank(I) and fifteen 32Kword main blocks for Bank(II). A block is erased independently of other blocks in the array.

PRELIMINARY


Notice : This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI LSIs

M5M29KB/T800AVP

8,388,608-BIT (1048,576-WORD BY 8-BIT / 524,288-WORD BY16-BIT)
CMOS 5.0V-ONLY, BLOCK ERASE FLASH MEMORY

Mitsubishi 8M Flash Memory Type name



Varied Combination

M5M29GB800AVP -70*,80,10*
-8I*,1I

M5M29GB800ARV -70*,80,10*
-8I*,1I

M5M29GT800AVP -70*,80,10*
-8I*,1I

M5M29GT800ARV -70*,80,10*
-8I*,1I

M5M29GB801AWG (-8I specification)

M5M29GB008AWG (-8I specification)

M5M29GT801AWG (-8I specification)

M5M29GT008AWG (-8I specification)

M5M29KB800AVP -70*,80,10*
-8I*,1I

M5M29KT800AVP -70*,80,10*
-8I*,1I

* : T.B.D (To Be Decided)

PRELIMINARY

Notice : This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI LSIs

M5M29KB/T800AVP

8,388,608-BIT (1048,576-WORD BY 8-BIT / 524,288-WORD BY16-BIT)
CMOS 5.0V-ONLY, BLOCK ERASE FLASH MEMORY

MEMORY ORGANIZATION

x8 (Bytemode)	x16 (Wordmode)		
F0000H-FFFFFH	78000H-7FFFFH	32Kword MAIN BLOCK	BANK(I)
E0000H-EFFFFH	70000H-77FFFH	32Kword MAIN BLOCK	
D0000H-DFFFFH	68000H-6FFFFH	32Kword MAIN BLOCK	
C0000H-CFFFFH	60000H-67FFFH	32Kword MAIN BLOCK	
B0000H-BFFFFH	58000H-5FFFFH	32Kword MAIN BLOCK	
A0000H-AFFFFH	50000H-57FFFH	32Kword MAIN BLOCK	
90000H-9FFFFH	48000H-4FFFFH	32Kword MAIN BLOCK	
80000H-8FFFFH	40000H-47FFFH	32Kword MAIN BLOCK	
70000H-7FFFFH	38000H-3FFFFH	32Kword MAIN BLOCK	
60000H-6FFFFH	30000H-37FFFH	32Kword MAIN BLOCK	
50000H-5FFFFH	28000H-2FFFFH	32Kword MAIN BLOCK	
40000H-4FFFFH	20000H-27FFFH	32Kword MAIN BLOCK	
30000H-3FFFFH	18000H-1FFFFH	32Kword MAIN BLOCK	
20000H-2FFFFH	10000H-17FFFH	32Kword MAIN BLOCK	
10000H-1FFFFH	08000H-0FFFFH	32Kword MAIN BLOCK	
0E000H-0FFFFH	07000H-07FFFH	4Kword PARAMETER BLOCK	
0C000H-0DFFFFH	06000H-06FFFH	4Kword PARAMETER BLOCK	
0A000H-0BFFFFH	05000H-05FFFH	4Kword PARAMETER BLOCK	
08000H-09FFFFH	04000H-04FFFH	4Kword PARAMETER BLOCK	
06000H-07FFFFH	03000H-03FFFH	4Kword PARAMETER BLOCK	
04000H-05FFFFH	02000H-02FFFH	4Kword PARAMETER BLOCK	
00000H-03FFFFH	00000H-01FFFH	8Kword BOOT BLOCK	

A₁₈-A₁(Bytemode) A₁₈-A₀(Wordmode)

M5M29KB800AVP Memory Map

x8 (Bytemode)	x16 (Wordmode)		
FC000H-FFFFFH	7E000H-7FFFFH	8Kword BOOT BLOCK	BANK(I)
FA000H-FBFFFFH	7D000H-7DFFFH	4Kword PARAMETER BLOCK	
F8000H-F9FFFFH	7C000H-7CFFFH	4Kword PARAMETER BLOCK	
F6000H-F7FFFFH	7B000H-7BFFFH	4Kword PARAMETER BLOCK	
F4000H-F5FFFFH	7A000H-7AFFFH	4Kword PARAMETER BLOCK	
F2000H-F3FFFFH	79000H-79FFFH	4Kword PARAMETER BLOCK	
F0000H-F1FFFFH	78000H-78FFFH	4Kword PARAMETER BLOCK	
E0000H-EFFFFH	70000H-77FFFH	32Kword MAIN BLOCK	BANK(II)
D0000H-DFFFFH	68000H-6FFFFH	32Kword MAIN BLOCK	
C0000H-CFFFFH	60000H-67FFFH	32Kword MAIN BLOCK	
B0000H-BFFFFH	58000H-5FFFFH	32Kword MAIN BLOCK	
A0000H-AFFFFH	50000H-57FFFH	32Kword MAIN BLOCK	
90000H-9FFFFH	48000H-4FFFFH	32Kword MAIN BLOCK	
80000H-8FFFFH	40000H-47FFFH	32Kword MAIN BLOCK	
70000H-7FFFFH	38000H-3FFFFH	32Kword MAIN BLOCK	
60000H-6FFFFH	30000H-37FFFH	32Kword MAIN BLOCK	
50000H-5FFFFH	28000H-2FFFFH	32Kword MAIN BLOCK	
40000H-4FFFFH	20000H-27FFFH	32Kword MAIN BLOCK	
30000H-3FFFFH	18000H-1FFFFH	32Kword MAIN BLOCK	
20000H-2FFFFH	10000H-17FFFH	32Kword MAIN BLOCK	
10000H-1FFFFH	08000H-0FFFFH	32Kword MAIN BLOCK	
00000H-0FFFFH	00000H-07FFFH	32Kword MAIN BLOCK	

A₁₈-A₁(Bytemode) A₁₈-A₀(Wordmode)

M5M29KT800AVP Memory Map

PRELIMINARY

Notice : This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI LSIs

M5M29KB/T800AVP

8,388,608-BIT (1048,576-WORD BY 8-BIT / 524,288-WORD BY16-BIT)
CMOS 5.0V-ONLY, BLOCK ERASE FLASH MEMORY

BUS OPERATIONS

Bus Operations for Word-Wide Mode (BYTE#=VIH)

Mode	Pins	CE#	OE#	WE#	RP#	DQ0-15	RY/BY#
Read	Array	VIL	VIL	VIH	VIH	Data out	VOH (HI-Z)
	Status Register	VIL	VIL	VIH	VIH	Status Register Data	X ¹⁾
	Lock Bit Status	VIL	VIL	VIH	VIH	Lock Bit Data (DQ6)	X
	Identifier Code	VIL	VIL	VIH	VIH	Identifier Code	VOH (HI-Z)
Output disable		VIL	VIH	VIH	VIH	Hi-Z	X
Stand by		VIH	X ²⁾	X	VIH	Hi-Z	X
Write	Program	VIL	VIH	VIL	VIH	Command/Data in	X
	Erase	VIL	VIH	VIL	VIH	Command	X
	Others	VIL	VIH	VIL	VIH	Command	X
Deep Power Down		X	X	X	VIL	Hi-Z	VOH (HI-Z)

Bus Operations for Byte-Wide Mode (BYTE#=VIL)

Mode	Pins	CE#	OE#	WE#	RP#	DQ0-7	RY/BY#
Read	Array	VIL	VIL	VIH	VIH	Data out	VOH (HI-Z)
	Status Register	VIL	VIL	VIH	VIH	Status Register Data	X ¹⁾
	Lock Bit Status	VIL	VIL	VIH	VIH	Lock Bit Data (DQ6)	X
	Identifier Code	VIL	VIL	VIH	VIH	Identifier Code	VOH (HI-Z)
Output disable		VIL	VIH	VIH	VIH	Hi-Z	X
Stand by		VIH	X ²⁾	X	VIH	Hi-Z	X
Write	Program	VIL	VIH	VIL	VIH	Command/Data in	X
	Erase	VIL	VIH	VIL	VIH	Command	X
	Others	VIL	VIH	VIL	VIH	Command	X
Deep Power Down		X	X	X	VIL	Hi-Z	VOH (HI-Z)

1) X at RY/BY# is VOL or VOH(HI-Z).

*The RY/BY# is an open drain output pin and indicates status of the internal WSM. When low, it indicates that the WSM is Busy performing an operation. A pull-up resistor of 10K-100K Ohms is required to allow the RY/BY# signal to transition high indicating a Ready WSM condition.

2) X can be VIH or VIL for control pins.

PRELIMINARY

Notice : This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI LSIs

M5M29KB/T800AVP

**8,388,608-BIT (1048,576-WORD BY 8-BIT / 524,288-WORD BY16-BIT)
CMOS 5.0V-ONLY, BLOCK ERASE FLASH MEMORY**

SOFTWARE COMMAND DEFINITION

Command List

Command	1st bus cycle			2nd bus cycle			3rd - 257th bus cycles (Byte Mode) 3rd - 129th bus cycles (Word Mode)		
	Mode	Address	Data ¹⁾ (DQ7-0) (DQ15-0)	Mode	Address	Data (DQ7-0) (DQ15-0)	Mode	Address	Data (DQ7-0) (DQ15-0)
Read Array	Write	X	FFH						
Device Identifier	Write	X	90H	Read	IA ²⁾	ID ²⁾			
Read Status Register	Write	Bank ³⁾	70H	Read	Bank ³⁾	SRD ⁴⁾			
Clear Status Register	Write	X	50H						
Clear Page Buffer	Write	X	55H	Write	X	D0H ¹⁾			
Byte/Word Program ⁵⁾	Write	Bank(I) ⁵⁾	40H	Write	WA ⁶⁾	WD ⁶⁾			
Page Program ⁷⁾	Write	Bank ³⁾	41H	Write	WA ₀ ⁷⁾	WD ₀ ⁷⁾	Write	WA _n ⁷⁾	WD _n ⁷⁾
Single Data Load to Page Buffer ⁵⁾	Write	Bank(I) ⁵⁾	74H	Write	WA ⁶⁾	WD ⁶⁾			
Page Buffer to Flash ⁵⁾	Write	Bank(I) ⁵⁾	0EH	Write	WA ⁸⁾	D0H ¹⁾			
Block Erase / Confirm	Write	Bank ³⁾	20H	Write	BA ⁹⁾	D0H ¹⁾			
Suspend	Write	Bank ³⁾	B0H						
Resume	Write	Bank ³⁾	D0H						
Read Lock Bit Status	Write	X	71H	Read	BA ⁹⁾	DQ6 ¹⁰⁾			
Lock Bit Program / Confirm	Write	Bank ³⁾	77H	Write	BA ⁹⁾	D0H ¹⁾			
Erase All Unlocked Blocks ¹¹⁾	Write	X	A7H	Write	X	D0H ¹⁾			

1) In the word-wide mode, upper byte data (DQ8 - DQ15) is ignored.

2) IA = ID Code Address : A0 = VIL (Manufacturer's Code) ; A0 = VIH (Device Code), ID = ID Code.

3) Bank = Bank Address (Bank(I) or Bank(II)). A18 - A15.

4) SRD = Status Register Data.

5) Byte/Word Program, Single Data Load and Page Buffer to Flash Command is valid for only Bank(I).

6) WA = Write Address, WD = Write Data.

7) WA₀, WA_n = Write Address, WD₀, WD_n = Write Data.

BYTE# = VIL : Write Address and Write Data must be provided sequentially from 00H to FFH for A6 - A-1. Page size is 256Byte (256byte x 8bit),
and also A18 - A7(Block Address, Page Address) must be valid.

BYTE# = VIH : Write Address and Write Data must be provided sequentially from 00H to 7FH for A6 - A0. Page size is 128word (128word x 16bit),
and also A18 - A7(Block Address, Page Address) must be valid.

8) WA = Write Address.

Upper page address, A18 - A7(Block Address, Page Address) must be valid.

9) BA = Block Address : Bank(I) : A18 - A12.

Bank(II) : A18 - A15.

10) DQ6 provides Block Lock Status, DQ6 = 1 : Block Unlock, DQ6 = 0 : Block Locked.

11) Read Status Register command (70H) is required to detect the completion of Erase All Unlocked Blocks. 70H command has to be written at least after 1.8s from issuing A7H.

PRELIMINARY

Notice : This is not a final specification.
Some parametric limits are subject to change.

8,388,608-BIT (1048,576-WORD BY 8-BIT / 524,288-WORD BY16-BIT)
CMOS 5.0V-ONLY, BLOCK ERASE FLASH MEMORY

MITSUBISHI LSIs

M5M29KB/T800AVP

BLOCK LOCKING

800A		Lock Bit (Internally)	Write Protection Provided				Note
RP#	WP1#		BANK(I)		BANK(II)		
			Boot	Parameter	Data	Lock Bit	
V _{IL}	X	X	Locked	Locked	Locked	Locked	Deep Power Down Mode
V _{IH}	V _{IL}	0	Locked	Locked	Locked	Locked	
	V _{IH}	1	Locked	Unlocked	Unlocked	Locked	
	V _{IH}	X	Unlocked	Unlocked	Unlocked	Unlocked	All Blocks Unlocked

DQ6 provides Lock Status of each block after writing the Read Lock Status command (71H).
WP# pin must not be switched during performing Read / Write operations or WSM Busy (WSMS = 0).

STATUS REGISTER

Symbol	Status	Definition	
		"1"	"0"
SR.7 (DQ7)	Write State Machine Status	Ready	Busy
SR.6 (DQ6)	Suspend Status	Suspended	Operation in Progress / Completed
SR.5 (DQ5)	Erase Status	Error	Successful
SR.4 (DQ4)	Program Status	Error	Successful
SR.3 (DQ3)	Block Status after Program	Error	Successful
SR.2 (DQ2)	Reserved	-	-
SR.1 (DQ1)	Reserved	-	-
SR.0 (DQ0)	Reserved	-	-

*The RY/BY# is an open drain output pin and indicates status of the internal WSM. When low, it indicates that the WSM is Busy performing an operation.
A pull-up resistor of 10K-100K Ohms is required to allow the RY/BY# signal to transition high indicating a Ready WSM condition.
*DQ3 indicates the block status after the page programming, byte/word programming and page buffer to flash. When DQ3 is "1", the page has the over-programmed cell. If over-program occurs, the device is block fail. However if DQ3 is "1", please try the block erase to the block. The block may revive.

PRELIMINARYNotice : This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI LSIs

M5M29KB/T800AVP**8,388,608-BIT (1048,576-WORD BY 8-BIT / 524,288-WORD BY16-BIT)
CMOS 5.0V-ONLY, BLOCK ERASE FLASH MEMORY****DEVICE IDENTIFIER CODE**

Code \ Pins	A ₀	DQ ₇	DQ ₆	DQ ₅	DQ ₄	DQ ₃	DQ ₂	DQ ₁	DQ ₀	Hex. Data
Manufacturer Code	V _{IL}	0	0	0	1	1	1	0	0	1CH
Device Code (-T800A)	V _{IH}	1	1	1	1	0	0	1	0	F2H
Device Code (-B800A)	V _{IH}	1	1	1	1	0	1	0	0	F4H

In the word-wide mode, the upper data(D₁₅₋₈) is "0".
A₁-A₈, A₁₀-A₁₈, CE#, OE# = V_{IL}, WE# = V_{IH}, D₁₅/A-1 = V_{IL} (BYTE# = L)

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	V _{CC} voltage	With respect to Ground	-0.2	7.0	V
V _{I1}	All input or output voltage except V _{CC} , A ₉ , RP# 1)		-0.6	7.0	V
T _a	Ambient temperature		-40	85	°C
T _{ba}	Temperature under bias		-50	95	°C
T _{stg}	Storage temperature		-65	125	°C
I _{OUT}	Output short circuit current			100	mA

1) Minimum DC voltage is -0.5V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins is V_{CC}+0.5V which, during transitions, may overshoot to V_{CC}+1.5V for periods <20ns.

CAPACITANCE

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _{IN}	Input capacitance (Address, Control Pins)	T _a = 25°C, f = 1MHz, V _{in} = V _{out} = 0V			8	pF
C _{OUT}	Output capacitance				12	pF

DC ELECTRICAL CHARACTERISTICS (T_a = -40~ 85°C, V_{CC} = 4.5V ~ 5.5V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ1)	Max		
I _{I1}	Input leakage current	0V ≤ V _{IN} ≤ V _{CC}			±1.0	μA	
I _{I0}	Output leakage current	0V ≤ V _{OUT} ≤ V _{CC}			±10	μA	
I _{SB1}	V _{CC} standby current	V _{CC} = 5.5V, V _{IN} = V _{IL} /V _{IH} , CE# = RP# = WP# = V _{IH}		100	300	μA	
I _{SB2}		V _{CC} = 5.5V, V _{IN} = GND or V _{CC} , CE# = RP# = WP# = V _{CC} ± 0.3V		50	100	μA	
I _{SB3}	V _{CC} deep powerdown current	V _{CC} = 5.5V, V _{IN} = V _{IL} /V _{IH} , RP# = V _{IL}		100	300	μA	
I _{SB4}		V _{CC} = 5.5V, V _{IN} = GND or V _{CC} , RP# = GND ± 0.3V		50	100	μA	
I _{CC1}	V _{CC} read current for Word or Byte	V _{CC} = 5.5V, V _{IN} = V _{IL} /V _{IH} , CE# = V _{IL} , RP# = OE# = V _{IH} , I _{OUT} = 0mA		5MHz 1MHz	10 2	20 4	mA
I _{CC2}	V _{CC} Write current for Word or Byte	V _{CC} = 5.5V, V _{IN} = V _{IL} /V _{IH} , CE# = WE# = V _{IL} , RP# = OE# = V _{IH}			30	mA	
I _{CC3}	V _{CC} program current	V _{CC} = 5.5, V _{IN} = V _{IL} /V _{IH} , CE# = RP# = WP# = V _{IH}			40	mA	
I _{CC4}	V _{CC} erase current	V _{CC} = 5.5V, V _{IN} = V _{IL} /V _{IH} , CE# = RP# = WP# = V _{IH}			40	mA	
I _{CC5}	V _{CC} suspend current	V _{CC} = 5.5V, V _{IN} = V _{IL} /V _{IH} , CE# = RP# = WP# = V _{IH}			200	μA	
V _{IL}	Input low voltage		-0.5		0.8	V	
V _{IH}	Input high voltage		2.0		V _{CC} +0.5	V	
V _{OL}	Output low voltage	I _{OL} = 5.8mA			0.45	V	
V _{OH1}	Output high voltage	I _{OH} = -2.5mA	0.85V _{CC}			V	
V _{OH2}		I _{OH} = -100μA	V _{CC} -0.4			V	
V _{LKO}	Low V _{CC} Lock-Out voltage 2)		2.5		3.5	V	

All currents are in RMS unless otherwise noted.

1) Typical values at V_{CC}=5.0V, T_a=25°C

2) To protect against initiation of write cycle during V_{CC} power-up/ down, a write cycle is locked out for V_{CC} less than V_{LKO}.

If V_{CC} is less than V_{LKO}, Write State Machine is reset to read mode. When the Write State Machine is in Busy state, if V_{CC} is less than V_{LKO}, the alteration of memory contents may occur.

PRELIMINARYNotice : This is not a final specification.
Some parametric limits are subject to change.**8,388,608-BIT (1048,576-WORD BY 8-BIT / 524,288-WORD BY16-BIT)**
CMOS 5.0V-ONLY, BLOCK ERASE FLASH MEMORY

MITSUBISHI LSIs

M5M29KB/T800AVP**AC ELECTRICAL CHARACTERISTICS** (Ta = -40 ~85°C, Vcc = 4.5V ~5.5V)**Read-Only Mode**

Symbol	Parameter	Limits									Unit		
		M5M29KB/T800A-70			M5M29KB/T800A-80			M5M29KB/T800A-10					
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max			
t _{RC}	t _{AVAV}	Read cycle time		70			80			100			ns
t _a (AD)	t _{AVQV}	Address access time				70			80			100	ns
t _a (CE)	t _{ELQV}	Chip enable access time				70			80			100	ns
t _a (OE)	t _{OLQV}	Output enable access time				40			40			50	ns
t _{CLZ}	t _{ELQX}	Chip enable to output in low-Z		0			0			0			ns
t _{DF(CE)}	t _{EHQZ}	Chip enable high to output in high Z				25			25			25	ns
t _{OLZ}	t _{OLQX}	Output enable to output in low-Z		0			0			0			ns
t _{DF(OE)}	t _{GHQZ}	Output enable high to output in high Z				25			25			25	ns
t _{PHZ}	t _{PLQZ}	RP# low to output high-Z				150			150			150	ns
t _a (BYTE)	t _{FL/HQV}	BYTE# access time				70			80			100	ns
t _{BHZ}	t _{FLQZ}	BYTE# low to output high-Z				25			25			25	ns
t _{OH}	t _{OH}	Output hold from CE#, OE#, addresses		0			0			0			ns
t _{BCD}	t _{ELFL/H}	CE# low to BYTE# high or low				5			5			5	ns
t _{BAD}	t _{AVFL/H}	Address to BYTE# high or low				5			5			5	ns
t _{OEH}	t _{WHGL}	OE# hold from WE# high		70			80			100			ns
t _{PS}	t _{PHL}	RP# recovery to CE# low		500			500			500			ns

Timing measurements are made under AC waveforms for read operations.

AC ELECTRICAL CHARACTERISTICS (Ta = -40 ~85°C, Vcc = 4.5V ~5.5V)**Write Mode (WE# control)**

Symbol	Parameter	Limits									Unit		
		M5M29KB/T800A-70			M5M29KB/T800A-80			M5M29KB/T800A-10					
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max			
t _{WC}	t _{AVAV}	Write cycle time		70			80			100			ns
t _{AS}	t _{AVWH}	Address set-up time		50			50			50			ns
t _{AH}	t _{WHAX}	Address hold time		0			0			0			ns
t _{DS}	t _{DVWH}	Data set-up time		50			50			50			ns
t _{DH}	t _{WHDX}	Data hold time		0			0			0			ns
t _{CS}	t _{ELWL}	Chip enable set-up time		0			0			0			ns
t _{CH}	t _{WHEH}	Chip enable hold time		0			0			0			ns
t _{WP}	t _{WLWH}	Write pulse width		50			60			70			ns
t _{WPH}	t _{WHWL}	Write pulse width high		20			20			30			ns
t _{GHWL}	t _{GHWL}	OE# hold to WE# Low		70			80			100			ns
t _{BS}	t _{FL/HWH}	Byte enable high or low set-up time		50			50			50			ns
t _{BH}	t _{WHFL/H}	Byte enable high or low hold time		70			80			100			ns
t _{BLS}	t _{PHHWH}	Block Lock set-up to write enable high		70			80			100			ns
t _{BLH}	t _{QVPH}	Block Lockhold from valid SRD		0			0			0			ns
t _{DAP}	t _{WHRH1}	Duration of auto-program operation			4	80		4	80		4	80	ms
t _{DAE}	t _{WHRH2}	Duration of auto-block erase operation			40	600		40	600		40	600	ms
t _{WHRL}	t _{WHRL}	Write enable high to RY/BY# low				70			80			100	ns
t _{PS}	t _{PHWL}	RP# high recovery to write enable low		500			500			500			ns

Read timing parameters during command write operations mode are the same as during read-only operations mode.
Typical values at Vcc=5.0V, Ta=25°C

PRELIMINARY

Notice : This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI LSIs

M5M29KB/T800AVP

8,388,608-BIT (1048,576-WORD BY 8-BIT / 524,288-WORD BY16-BIT)
CMOS 5.0V-ONLY, BLOCK ERASE FLASH MEMORY

AC ELECTRICAL CHARACTERISTICS (Ta = -40 ~ 85°C, Vcc = 4.5V ~ 5.5V)

Write Mode (CE# control)

Symbol	Parameter	Limits									Unit	
		M5M29KB/T800A-70			M5M29KB/T800A-80			M5M29KB/T800A-10				
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
tWC	tAVAV	Write cycle time	70			80			100			ns
tAS	tAVWH	Address set-up time	50			50			50			ns
tAH	tEHAX	Address hold time	0			0			0			ns
tDS	tDVWH	Data set-up time	50			50			50			ns
tDH	tEHDX	Data hold time	0			0			0			ns
tWS	tWLEL	Write enable set-up time	0			0			0			ns
tWH	tEHWL	Write enable hold time	0			0			0			ns
tCEP	tELEH	CE# pulse width	50			60			70			ns
tCEPH	tEHEL	CE# pulse width high	20			20			30			ns
tGHEL	tGHEL	OE# hold to CE# Low	70			80			100			ns
tBS	tFL/HWH	Byte enable high or low set-up time	50			50			50			ns
tBH	tEHFL/H	Byte enable high or low hold time	70			80			100			ns
tBLS	tPHHEH	Block Lock set-up to write enable high	70			80			100			ns
tBLH	tQVPH	Block Lockhold from valid SRD	0			0			0			ns
tDAP	tEHRH1	Duration of auto-program operation		4	80		4	80		4	80	ms
tDAE	tEHRH2	Duration of auto-block erase operation		40	600		40	600		40	600	ms
tEHL	tEHL	CE# high to RY/BY# low			70			80			100	ns
tPS	tPHL	RP# high recovery to write enable low	500			500			500			ns

Read timing parameters during command write operation mode are the same as during read-only operation mode.
Typical values at Vcc=5.0V, Ta=25°C

Erase and Program Performance

Parameter	Min	Typ	Max	Unit
Main Block Erase Time		40	600	ms
Boot Block Erase Time		20	600	ms
Parameter Block Erase Time		16	600	ms
Main Block Write Time (Page Mode)		1.0	1.8	sec
Page Write Time		4	80	ms

Vcc Power Up / Down Timing

Symbol	Parameter	Min	Typ	Max	Unit
tvcs	RP# =VIH set-up time from Vccmin	2			μs

During power up/down, by the noise pulses on control pins, the device has possibility of accidental erasure or programming.
The device must be protected against initiation of write cycle for memory contents during power up/down.
The delay time of min.2μsec is always required before read operation or write operation is initiated from the time Vcc reaches Vccmin during power up/down.
By holding RP# VIL, the contents of memory is protected during Vcc power up/down.
During power up, RP# must be held VIL for min.2μs from the time Vcc reaches Vccmin.
During power down, RP# must be held VIL until Vcc reaches GND.
RP# doesn't have latch mode ,therefore RP# must be held VIH during read operation or erase/program operation.

PRELIMINARY


Notice : This is not a final specification.
Some parametric limits are subject to change.

8,388,608-BIT (1048,576-WORD BY 8-BIT / 524,288-WORD BY16-BIT)
CMOS 5.0V-ONLY, BLOCK ERASE FLASH MEMORY


MITSUBISHI LSIs

M5M29KB/T800AVP

Vcc POWER UP / DOWN TIMING



AC WAVEFORMS FOR READ OPERATION AND TEST CONDITIONS




TEST CONDITIONS FOR AC CHARACTERISTICS

Input voltage : $V_{IL} = 0V, V_{IH} = 3.0V$
Input rise and fall times : $\leq 5ns$ (70,80ns)
 $\leq 10ns$ (100ns)


Reference voltage at timing measurement : 1.5V

Output load : 1TTL gate +
CL(100pF for 100ns)
CL(30pF for 70,80ns)

or



BYTE AC WAVEFORMS FOR READ OPERATION



When $BYTE\# = V_{IH}, CE\# = OE\# = V_{IL}$, DQ15/A-1 is output status. At this time, input signal must not be applied.

PRELIMINARY

Notice : This is not a final specification.
Some parametric limits are subject to change.


MITSUBISHI LSIs

M5M29KB/T800AVP


8,388,608-BIT (1048,576-WORD BY 8-BIT / 524,288-WORD BY16-BIT)

CMOS 5.0V-ONLY, BLOCK ERASE FLASH MEMORY

AC WAVEFORMS FOR PAGE PROGRAM OPERATION (WE# control)



AC WAVEFORMS FOR PAGE PROGRAM OPERATION (CE# control)



PRELIMINARY


Notice : This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI LSIs


M5M29KB/T800AVP

**8,388,608-BIT (1048,576-WORD BY 8-BIT / 524,288-WORD BY 16-BIT)
CMOS 5.0V-ONLY, BLOCK ERASE FLASH MEMORY**

AC WAVEFORMS FOR BYTE / WORD PROGRAM OPERATION (WE# control) (to only BANK(I))



AC WAVEFORMS FOR BYTE / WORD PROGRAM OPERATION (CE# control) (to only BANK(I))



PRELIMINARY


Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI LSIs


M5M29KB/T800AVP

8,388,608-BIT (1048,576-WORD BY 8-BIT / 524,288-WORD BY16-BIT)
CMOS 5.0V-ONLY, BLOCK ERASE FLASH MEMORY

AC WAVEFORMS FOR PAGE PROGRAM OPERATION WITH BGO (WE# control)



AC WAVEFORMS FOR PAGE PROGRAM OPERATION WITH BGO (CE# control)



PRELIMINARY


Notice : This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI LSIs


M5M29KB/T800AVP

**8,388,608-BIT (1048,576-WORD BY 8-BIT / 524,288-WORD BY16-BIT)
CMOS 5.0V-ONLY, BLOCK ERASE FLASH MEMORY**

AC WAVEFORMS FOR BYTE / WORD PROGRAM OPERATION WITH BGO (WE# control)



AC WAVEFORMS FOR BYTE / WORD PROGRAM OPERATION WITH BGO (CE# control)



PRELIMINARY


Notice : This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI LSIs


M5M29KB/T800AVP

8,388,608-BIT (1048,576-WORD BY 8-BIT / 524,288-WORD BY16-BIT)
CMOS 5.0V-ONLY, BLOCK ERASE FLASH MEMORY


AC WAVEFORMS FOR BLOCK ERASE OPERATION WITH BGO (WE# control)




AC WAVEFORMS FOR BLOCK ERASE OPERATION WITH BGO (CE# control)




FULL STATUS CHECK PROCEDURE



LOCK BIT PROGRAM FLOW CHART




BYTE PROGRAM FLOW CHART



* Byte program is admitted to only BANK(I).

PAGE PROGRAM FLOW CHART



PRELIMINARY


Notice : This is not a final specification.
Some parametric limits are subject to change.

8,388,608-BIT (1048,576-WORD BY 8-BIT / 524,288-WORD BY16-BIT)
CMOS 5.0V-ONLY, BLOCK ERASE FLASH MEMORY


MITSUBISHI LSIs

M5M29KB/T800AVP


CLEAR PAGE BUFFER




SINGLE DATA LOAD TO PAGE BUFFER



PAGE BUFFER TO FLASH




SUSPEND / RESUME FLOW CHART



* The bank address is required when writing this command. Also, there is no need to suspend the erase or program operation when reading data from the other bank.

BLOCK ERASE FLOW CHART



PRELIMINARY

Notice : This is not a final specification.
Some parametric limits are subject to change.


MITSUBISHI LSIs

M5M29KB/T800AVP

8,388,608-BIT (1048,576-WORD BY 8-BIT / 524,288-WORD BY16-BIT)

CMOS 5.0V-ONLY, BLOCK ERASE FLASH MEMORY

OPERATION STATUS and EFFECTIVE COMMAND



PRELIMINARY

Notice : This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI LSIs

M5M29KB/T800AVP



8,388,608-BIT (1048,576-WORD BY 8-BIT / 524,288-WORD BY 16-BIT)
CMOS 5.0V-ONLY, BLOCK ERASE FLASH MEMORY

PACKAGE DIMENSIONS 48P3E (48pin 12 x 20 mm TSOP(I))

48P3E-B

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
TSOP I 48-P-1220-0.50	—	—	Cu Alloy

Plastic 48pin 12x20mm TSOP(I)



Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	1.2
A1	0.05	0.125	0.2
A2	—	1.0	—
b	0.15	0.2	0.3
c	0.105	0.125	0.175
D	18.3	18.4	18.5
E	11.9	12.0	12.1
ⓐ	—	0.5	—
Hd	19.8	20.0	20.2
L	0.4	0.5	0.6
L1	—	0.8	—
Lp	0.45	0.6	0.75
A3	—	0.25	—
Z	—	0.25	—
Z1	—	—	0.4
x	—	—	0.1
y	—	—	0.1
θ	0°	—	10°
b2	—	0.225	—
l2	0.9	—	—
Md	—	18.6	—