# Freescale Semiconductor Technical Data

Document order number: MC33999 Rev. 2.0, 2/2006

# 16-Output Switch with SPI and PWM Control

The 33999 is a 16-output low-side switch with a 24-bit serial input control. It is designed for a variety of applications including inductive, incandescent, and LED loads. The Serial Peripheral Interface (SPI) provides both input control and diagnostic readout. Eight parallel inputs are also provided for direct Pulse Width Modulation (PWM) control of eight dedicated outputs. Additionally, an output-programmable PWM input provides the ability to clear all internal registers and turn all outputs off.

The 33999 directly interfaces with microcontrollers and is compatible with both 3.3 V and 5.0 V CMOS logic levels. The 33999, in effect, serves as a bus expander and buffer with fault management features that reduces the MCU's fault management burden.

#### Features

- Designed to Operate 5.0 V  $\leq$  V<sub>PWR</sub>  $\leq$  27 V
- 24-Bit SPI for Control and Fault reporting, 3.3 V/5.0 V Compatible
- Outputs Are Current Limited (0.9 A to 2.5 A) to Drive Incandescent Lamps
- Output Voltage Clamp of +50 V During Inductive Switching
- On/Off Control of Open Load Detect Current (LED Application)
- V<sub>PWR</sub> Standby Current < 10 μA</li>
- R<sub>DS(ON)</sub> of 0.55 Ω at 25°C Typical
- Independent Overtemperature Protection
- Output Selectable for PWM Control
- Output ON Short-to-V<sub>BAT</sub> and OFF Short-to-Ground/Open Detection
- 54-Pin Exposed Pad Package for Thermal Performance
- Pb-Free Packaging Designated by Suffix Code EK




Figure 1. 33999 Simplified Application Diagram

33999

#### POWER DUAL OCTAL SERIAL SWITCH WITH SERIAL PERIPHERAL INTERFACE I/O



ORDERING INFORMATION									
Device	Temperature Range (T <sub>A</sub> )	Package							
PC33999EK/R2	-40°C to 125°C	54 SOICW-EP							

\* This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice. © Freescale Semiconductor, Inc., 2006. All rights reserved.








Figure 2. 33999 Simplified Internal Block Diagram

PWM0	1.	54	PWM15
	2	53	
OUT1	3	52	
PWM1	4	51	PWM14
SOPWR	5	50	PWM
OUT2	6	49	
	7	48	
	8	40	
	9	46	
	10	45	
	11	45 44	
	12	44 43	
	13		
· · · - ·		42	
	14	41	
	15	40	
GND	16	39	GND
GND 🚞	17	38	GND
NC 🚞	18	37	
NC 🖂	19	36	D NC
SCLK 🖂	20	35	📥 so
OUT4 🖂	21	34	OUT11
OU <u>T5</u>	22	33	
CS	23	32	📥 SI
PWM6 📖	24	31	PWM9
OUT6 📥	25	30	
OUT7 🖂	26	29	
PWM7	27	28	
(	L	_	)

# **TERMINAL CONNECTIONS**



#### Table 1. 33999 Terminal Definitions

A functional description of each terminal can be found in the Functional Terminal Description section beginning on page 10.

Terminal Number	Terminal Name	Terminal Function	Formal Name	Definition
1, 4, 24, 27, 28, 31, 51, 54	PWM0, PWM1, PWM6-PWM9, PWM14, PWM15	Input	PWMn Input	Parallel PWM control Input pins. Allows direct PWM control of eight outputs.
2, 3, 6, 7, 21, 22, 25, 26, 29, 30, 33, 34, 48, 49, 52, 53	OUT0-OUT15	Output	Output 0– Output 15	Low-side driver outputs.
5	SOPWR	Power	SO <sub>PWR</sub> Supply	Power supply pin to the SO output driver.
8	VPWR	Input	Battery Input	Battery supply input pin.
9, 10, 18, 19, 36, 37, 41, 45, 46	NC	N/C	No Connect	These pins have no connection.
11–17, 38–40, 42–44	GND	Ground	Ground	Ground for logic, analog, and power output devices.
20	SCLK	Input	System Clock	System Clock for internal shift registers of the 33999.
23	CS	Input	Chip Select	SPI control chip select input pin from MCU to 33999.
32	SI	Input	Serial Input	Serial data input pin to the 33999.
35	SO	Output	Serial Output	Serial data output pin.
47	RST	Input	Reset	Active low reset input pin.
50	PWM	Input	PWM Control Pin	PWM control input pin. Supports PWM on any combination of outputs.

# MAXIMUM RATINGS

#### Table 2. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Ratings	Symbol	Value	Unit
ELECTRICAL RATINGS			
VPWR Supply Voltage <sup>(1)</sup>	V <sub>PWR</sub>	-1.5 to 50	V
SPI Interface Logic Supply Voltage (1)	SO <sub>PWR</sub>	-0.3 to 7.0	V
SPI Interface Logic Input Voltage (CS, PWM, SI, SO, SCLK, RST, PWMn) (1)	V <sub>IN</sub>	-0.3 to 7.0	V
Output Drain Voltage	V <sub>DS</sub>	-0.3 to 45	V
Frequency of SPI Operation <sup>(2)</sup>	f <sub>SPI</sub>	6.0	MHz
Output Clamp Energy <sup>(3)</sup>	E <sub>CLAMP</sub>	50	mJ
ESD Voltage <sup>(4)</sup>			V
Human Body Model <sup>(5)</sup>	V <sub>ESD1</sub>	±2000	
Machine Model <sup>(6)</sup>	V <sub>ESD2</sub>	±200	

#### THERMAL RATINGS

Operating Temperature			°C
Ambient	T <sub>A</sub>	-40 to 125	
Junction	TJ	-40 to 150	
Case	Τ <sub>C</sub>	-40 to 125	
Storage Temperature	T <sub>STG</sub>	-55 to 150	°C
Power Dissipation $(T_A = 25^{\circ}C)^{(7)}$	PD	1.7	W
Peak Package Reflow Temperature During Solder Mounting <sup>(8)</sup>	T <sub>SOLDER</sub>		°C
DWB Suffix		240	
EK Suffix		245	
Thermal Resistance			°C/W
Junction-to-Ambient <sup>(9)</sup>	$R_{ extsf{ heta}JA}$	75	
Junction- to-Lead <sup>(10)</sup>	R <sub>θJL</sub>	8.0	
Junction-to-Flag	$R_{\theta JC}$	1.2	

Notes

- 1. Exceeding these limits may cause malfunction or permanent damage to the device.
- 2. This parameter is guaranteed by design but not production tested.
- 3. Maximum output clamp energy capability at 150°C junction temperature using single non-repetitive pulse method.
- 4. ESD data is available upon request.
- 5. ESD1 testing is performed in accordance with the Human Body Model ( $C_{ZAP}$  = 100 pF,  $R_{ZAP}$  = 1500  $\Omega$ ).
- 6. ESD2 testing is performed in accordance with the Machine Model ( $C_{ZAP}$  = 200 pF,  $R_{ZAP}$  = 0  $\Omega$ ).
- 7. Maximum power dissipation with no heat sink used.
- 8. Lead soldering temperature limit is for 10 seconds maximum duration. Not designed of immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- 9. Tested per JEDEC test JESD52-2 (single-layer PWB).
- 10. Tested per JEDEC test JESD51-8 (two-layer PWB).

# STATIC ELECTRICAL CHARACTERISTICS

#### **Table 3. Static Electrical Characteristics**

Characteristics noted under conditions 3.1 V  $\leq$  SO<sub>PWR</sub>  $\leq$  5.5 V, 5.0 V  $\leq$  V<sub>PWR</sub>  $\leq$  18 V, -40°C  $\leq$  T<sub>C</sub>  $\leq$  125°C unless otherwise noted. Typical values noted reflect the approximate parameter means at V<sub>PWR</sub> = 13 V, T<sub>A</sub> = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Мах	Unit
OWER INPUT	1 1		1	1	1
Supply Voltage Range Fully Operational	V <sub>PWR(FO)</sub>	5.0	_	27	V
Supply Current		0.0			mA
All Outputs ON, I <sub>OUT</sub> = 0.3 A	I <sub>PWR(ON)</sub>	_	4.0	8.0	ША
Sleep State Supply Current at $\overline{\text{RST}} \le 0.2 \text{ SO}_{PWR}$ and/or $\text{SO}_{PWR} \le 0.5 \text{ V}$	I <sub>PWR(SS)</sub>	_	1.0	10	μA
Overvoltage Shutdown	V <sub>OV</sub>	27.5	31.5	35	V
Overvoltage Shutdown Hysteresis	V <sub>OV (HYS)</sub>	0.6	1.4	2.3	V
VPWR Undervoltage Shutdown	V <sub>PWR(UV)</sub>	-	3.2	4.0	V
SPI Interface Logic Supply Voltage	SO <sub>PWR</sub>	3.1	_	5.5	V
SPI Interface Logic Supply Current (RST Pin High)	I <sub>SOPWR(RSTH)</sub>	100	-	500	μA
SPI Interface Logic Supply Current (RST Pin Low)	I <sub>SOPWR</sub> (RSTL)	-10	_	10	μA
SPI Interface Logic Supply Undervoltage Lockout Threshold	SO <sub>PWR(UNVOL)</sub>	1.5	2.5	3.0	V
POWER OUTPUT	1 1				
Drain-to-Source ON Resistance (I <sub>OUT</sub> = 0.35 A, V <sub>PWR</sub> = 13 V)	R <sub>DS(ON)</sub>				Ω
$T_{\rm J}$ = 125°C		_	0.75	1.1	
$T_{\rm J} = 25^{\circ} \rm C$		-	0.55	-	
$T_{J} = -40^{\circ}C$		-	0.45	-	
Output Self-Limiting Current	I <sub>OUT(lim)</sub>				А
Outputs Programmed ON		0.9	1.2	2.5	
Output Fault Detect Threshold (11)	V <sub>OUTth(F)</sub>				V
Outputs Programmed OFF	001 (II(F)	2.5	3.0	3.5	
Output Off Open Load Detect Current <sup>(12)</sup>	l <sub>oco</sub>				μA
Outputs Programmed OFF (V <sub>PWR</sub> = 5.0 V, 13 V, 18 V)	000	25	50	100	
Output Clamp Voltage	V <sub>CL</sub>				V
$2.0 \text{ mA} \le I_{OUT} \le 200 \text{ mA}$	- CL	45	50	55	
Output Leakage Current	I <sub>OUT(lkg)</sub>				μA
SO <sub>PWR</sub> ≤ 2.0 V		-10	2.0	10	pur l
Overtemperature Shutdown (Outputs OFF) <sup>(13)</sup>	T <sub>LIM</sub>	155	165	180	°C
Overtemperature Shutdown Hysteresis <sup>(13)</sup>	LIIVI				°C

Notes

11. Output Fault Detect Thresholds with outputs programmed OFF. Output Fault Detect Thresholds are the same for output open and shorts.

12. Output OFF Open Load Detect Current is the current required to flow through the load for the purpose of detecting the existence of an open load condition when the specific output is commanded to be OFF.

13. This parameter is guaranteed by design but is not production tested.

#### Table 3. Static Electrical Characteristics (continued)

Characteristics noted under conditions 3.1 V  $\leq$  SO<sub>PWR</sub>  $\leq$  5.5 V, 5.0 V  $\leq$  V<sub>PWR</sub>  $\leq$  18 V, -40°C  $\leq$  T<sub>C</sub>  $\leq$  125°C unless otherwise noted. Typical values noted reflect the approximate parameter means at V<sub>PWR</sub> = 13 V, T<sub>A</sub> = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
DIGITAL INTERFACE			1	1	
Input Logic Voltage Thresholds (14)	V <sub>INLOGIC</sub>	0.8	-	2.2	V
Input Logic Voltage Thresholds for RST	VINRST	0.8	_	2.2	V
SI Pulldown Current	I <sub>SI</sub>				μA
SI = 5.0 V		2.0	10	30	
CS Pullup Current	I <sub>CS</sub>				μA
$\overline{\text{CS}} = 0 \text{ V}$		-30	-10	-2.0	
SCLK Pulldown Current	I <sub>SCLK</sub>				μA
SCLK = 5.0 V		2.0	10	30	
RST Pulldown Current	IRST				μA
RST = 5.0 V		5.0	25	50	
PWM and PWMn Pulldown Current	I <sub>PWM</sub>	2.0	10	30	μA
SO High-State Output Voltage	V <sub>SOH</sub>	SO <sub>PWR</sub> -	SO <sub>PWR</sub> -	_	V
I <sub>SO-high</sub> = -1.6 mA		0.4	0.2		
SO Low-State Output Voltage	V <sub>SOL</sub>				V
I <sub>SO-low</sub> = 1.6 mA		-	-	0.4	
Input Capacitance on SCLK, SI, Tri-State SO, RST (15)	C <sub>IN</sub>	-	-	20	pF

Notes

14. Upper and lower logic threshold voltage levels apply to SI,  $\overline{CS}$ , SCLK, PWM, and PWMn.

15. This parameter is guaranteed by design but is not production tested.

# DYNAMIC ELECTRICAL CHARACTERISTICS

#### Table 4. Dynamic Electrical Characteristics

Characteristics noted under conditions 3.1 V  $\leq$  SO<sub>PWR</sub>  $\leq$  5.25 V, 9.0 V  $\leq$  V<sub>PWR</sub>  $\leq$  16 V, -40°C  $\leq$  T<sub>C</sub>  $\leq$  125°C unless otherwise noted. Typical values noted reflect the approximate parameter means at V<sub>PWR</sub> = 13 V, T<sub>A</sub> = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Мах	Unit
POWER OUTPUT TIMING					
Output Slew Rate	SR				V/µs
$R_{L} = 60 \ \Omega^{(16)}$		1.0	2.0	10	
Output Turn ON Delay Time <sup>(17)</sup>	t <sub>DLY(on)</sub>	1.0	2.0	10	μs
Output Turn OFF Delay Time <sup>(17)</sup>	t <sub>DLY(off)</sub>	1.0	4.0	10	μs
Output ON Short Fault Disable Report Delay <sup>(18)</sup>	t <sub>DLY (short)</sub>	100	-	450	μs
Output OFF Open Fault Delay Time <sup>(18)</sup>	t <sub>DLY(open)</sub>	100	-	450	μs
Output PWM Frequency	t <sub>FREQ</sub>	_	-	2.0	kHz
DIGITAL INTERFACE TIMING <sup>(24)</sup>	· · ·				
Required Low State Duration on VPWR for Reset	t <sub>RST</sub>				μs
V <sub>PWR</sub> ≤0.2 V <sup>(19)</sup>		_	-	10	
Falling Edge of $\overline{\text{CS}}$ to Rising Edge of SCLK (Required Setup Time)	t <sub>LEAD</sub>	100	-	-	ns
Falling Edge of SCLK to Rising Edge of $\overline{CS}$ (Required Setup Time)	t <sub>LAG</sub>	50	-	-	ns
SI to Falling Edge of SCLK (Required Setup Time)	t <sub>SI(su)</sub>	16	-	-	ns
Falling Edge of SCLK to SI (Required Setup Time)	t <sub>SI(hold)</sub>	20	-	-	ns
SI, CS, SCLK Signal Rise Time <sup>(20)</sup>	t <sub>r(SI)</sub>	_	5.0	-	ns
SI, CS, SCLK Signal Fall Time <sup>(20)</sup>	t <sub>f(SI)</sub>	_	5.0	_	ns
Time from Falling Edge of $\overline{\text{CS}}$ to SO Low Impedance <sup>(21)</sup>	t <sub>SO(en)</sub>	_	-	50	ns
Time from Rising Edge of $\overline{\text{CS}}$ to SO High Impedance <sup>(22)</sup>	t <sub>SO(dis)</sub>	_	-	50	ns
Time from Rising Edge of SCLK to SO Data Valid <sup>(23)</sup>	t <sub>VALID</sub>	_	25	80	ns

Notes

- 16. Output slew rate measured across a 60  $\Omega$  resistive load.
- 17. Output turn ON and OFF delay time measured from 50% rising edge of CS to 80% and 20% of initial voltage.
- 18. Duration of fault before fault bit is set. Duration between access times must be greater than 450 µs to read faults.
- 19. This parameter is guaranteed by design but is not production tested.
- 20. Rise and Fall time of incoming SI, CS, and SCLK signals suggested for design consideration to prevent the occurrence of double pulsing.
- 21. Time required for valid output status data to be available on SO pin.
- 22. Time required for output status data to be terminated at SO pin.
- 23. Time required to obtain valid data out from SO following the rise of SCLK with 200 pF load.
- 24. This parameter is guaranteed by design. Production test equipment used 4.16 MHz, 5.5 V/3.1 V SPI Interface.

# **TIMING DIAGRAM**





Figure 4. SPI Timing Characteristics



# ELECTRICAL PERFORMANCE CURVES

Figure 5. I<sub>PWR</sub> vs. Temperature




Figure 7. R<sub>DS(ON)</sub> vs. Temperature




Figure 6. Sleep State I<sub>PWR</sub> vs. Temperature




Figure 8. R<sub>DS(ON)</sub> vs. V<sub>PWR</sub>

# FUNCTIONAL DESCRIPTION

#### **INTRODUCTION**

The 33999 is designed and developed for automotive and industrial applications. It is a 16-output power switch having 24-bit serial control. The 33999 incorporates SMARTMOS technology having CMOS logic, bipolar/MOS analog circuitry, and independent DMOS power output transistors. Many benefits are realized as a direct result of using this mixed technology. <u>Figure 2</u>, page <u>2</u>, illustrates a simplified internal block diagram of the 33999.

#### FUNCTIONAL TERMINAL DESCRIPTION

# CHIP SELECT (CS)

The system MCU selects which 33999 is to be communicated with through the use of the Chip Select ( $\overline{CS}$ ) pin. When the  $\overline{CS}$  pin is in a logic low state, data can be transferred from the MCU to the 33999 and vise versa. Clocked-in data from the MCU is transferred from the 33999 Shift register and latched into the power outputs on the rising edge of the  $\overline{CS}$  signal. On the falling edge of the  $\overline{CS}$  signal, output fault status information is transferred from the Power Outputs Status register into the device's SO Shift register. The SO pin output driver is enabled when  $\overline{CS}$  is low, allowing information to be transferred from the 33999 to the MCU. To avoid any spurious data, it is essential the high-to-low transition of the  $\overline{CS}$  signal occur only when SCLK is in a logic low state.

#### SYSTEM CLOCK (SCLK)

The System Clock (SCLK) pin clocks the Internal Shift register of the 33999. The Serial Input (SI) pin accepts data into the Input Shift register on the falling edge of the SCLK signal while the Serial Output (SO) pin shifts data information out of the Shift register on the rising edge of the SCLK signal. False clocking of the Shift register must be avoided, ensuring validity of data. It is essential the SCLK pin be in a logic low state whenever the Chip Select ( $\overline{CS}$ ) pin makes any transition. For this reason, it is recommended, though not necessary, that the SCLK pin is commanded to a low logic state as long as the device is not accessed ( $\overline{CS}$  in logic high state). When the  $\overline{CS}$  is in a logic high state, any signal at the SCLK and SI pins is ignored and the SO is tri-stated (high impedance).

#### **SERIAL INPUT (SI)**

The Serial Input (SI) pin is used to enter one of seven serial instructions into the 33999. SI SPI bits are latched into the Input Shift register on each falling edge of SCLK. The Shift register is full after 24 bits of information are entered. The 33999 operates on the command word on the rising edge of  $\overline{CS}$ . To preserve data integrity, exercise care to not transition SI as the SCLK transitions from high-to-low state (see Figure 4, page 8).

#### **SERIAL OUTPUT (SO)**

The Serial Output (SO) pin transfers fault status data from the 33999 to the MCU. The SO pin remains tri-state until the

CS pin transitions to a logic low state. All faults on the 33999 are reported to the MCU as logic [1]. Conversely, normal operating outputs with nonfaulted loads are reported as logic [0]. On the falling edge of the CS signal, output fault status information is transferred from the Power Outputs Status register into the device's SO Shift register. The first eight positive transitions of SCLK will provide Any Fault (bit 23), Overvoltage Fault (bit 22), followed by six logic [0]s (bits 21 to 16). The next 16 successive positive clock provides fault status for output 15 to output 0. The SI/SO shifting of data follows a first-in, first-out protocol with both input and output words transferring the Most Significant Bit (MSB) first.

#### SO OUTPUT DRIVER POWER SUPPLY (SOPWR)

The SOPWR pin is used to supply power to the 33999 SO output driver and Power-ON Reset (POR) circuit. To achieve low standby current on VPWR supply, power must be removed from the SOPWR pin. The 33999 will be in reset with all drivers OFF when SO<sub>PWR</sub> is below 2.5 V. The 33999 does not detect overvoltage on the SOPWR supply pin.

#### OUTPUT/INPUT (OUT0-OUT15)

These pins are low-side output switches controlling the load.

#### RESET (RST)

The Reset ( $\overline{RST}$ ) pin is the active low reset input pin used to turn OFF all outputs, thereby clearing all internal registers.

#### **BATTERY INPUT (VPWR)**

The VPWR pin is used as the input power source for the 33999. The voltage on VPWR is monitored for overvoltage protection and shutdown. An overvoltage condition (> 50  $\mu$ s) on the VPWR pin causes the 33999 to shut down all outputs until the overvoltage condition is removed. Upon return to normal input voltage, the outputs respond as programmed by the overvoltage bit in the Global Shutdown/Retry Control register. The overvoltage threshold on the VPWR pin is specified as 27.5 V to 35 V with 1.4 V typical hysteresis. Following an overvoltage shutdown of output drivers, the Overvoltage Fault and the Any Fault bits in the SO bit stream will be logic [1].

## **PWM CONTROL PIN (PWM)**

The PWM Control pin is provided to support PWM of any combination of outputs. Logic for PWM control is provided in the <u>LOGIC Commands and Registers</u> section (page <u>15</u>).

# PULSE WIDTH MODULE (PWMn)

PWM0, PWM1, PWM6, PWM7, PWM8, PWM9, PWM14, and PWM15 input pins allow direct PWM control of OUT0, OUT1, OUT6, OUT7, OUT8, OUT9, OUT14, and OUT15, respectively. Logic for PWM control is provided in the <u>LOGIC</u> <u>Commands and Registers</u> section.

# FUNCTIONAL DEVICE OPERATION

#### **OPERATIONAL MODES**

#### MCU INTERFACE DESCRIPTION

In operation the 33999 functions as a 16-output serial switch serving as a microcontroller unit (MCU) bus expander and buffer with fault management and fault reporting features. In doing so, the device directly relieves the MCU of the fault management functions.

The 33999 directly interfaces to an MCU, operating at system clock serial frequencies up to 6.0 MHz using a Serial Peripheral Interface (SPI) for control and diagnostic readout.

Figure 9 illustrates the basic SPI configuration between an MCU and one 33999.




Figure 9. 33999 SPI Interface with Microcontroller

All inputs are compatible with 3.3 V/5.0 V CMOS logic levels and incorporate positive logic. An input programmed to a logic low state (< 0.8 V) has the corresponding output OFF. Conversely, an input programmed to a logic high state (> 2.2 V) has the output being controlled ON. Diagnostics is treated in a similar manner—outputs with a fault will feed back (via SO) to the microcontroller a logic [1], while normal operating outputs will provide a logic [0].

The 33999 may be controlled and provide diagnostics using a daisy chain configuration or in parallel mode. Figure 10 shows the daisy chain configuration using the 33999. Data from the MCU is clocked daisy chain through each device while the Chip Select bit ( $\overline{CS}$ ) is commanded low by the MCU. During each clock cycle, output status from the daisy-chained 33999s is being transferred back to the MCU via the Master In Slave Out (MISO) line. On rising edge of  $\overline{CS}$ , data stored in the input register is then transferred to the output driver. Daisy chain control of the 33999 requires 24 bits per device.




Figure 10. 33999 SPI System Daisy Chain

Multiple 33999 devices can be controlled in a parallel input fashion using the SPI. <u>Figure 11</u>, page <u>13</u>, illustrates potentially 32 loads being controlled by two dedicated parallel MCU ports used for chip select.




Figure 11. Parallel Inputs SI Control

#### POWER CONSUMPTION

The 33999 is designed with one Sleep mode and one Operational mode. In Sleep mode (SO<sub>PWR</sub>  $\leq$  2.0 V), the current consumed by the VPWR pin is less than 50  $\mu$ A.To place the 33999 in Sleep mode, turn all outputs OFF and remove power from the SOPWR pin. During normal operation, 500  $\mu$ A is drawn from the SO<sub>PWR</sub> supply and 8.0 mA from the V<sub>PWR</sub> supply.

#### PARALLELING OF OUTPUTS

Using MOSFETs as output switches allows the connection of any combination of outputs together. The  $R_{DS(ON)}$  of MOSFETs has an inherent positive temperature coefficient providing balanced current sharing between outputs without destructive operation. This mode of operation may be desirable in the event the application requires lower power dissipation or the added capability of switching higher currents. Performance of parallel operation results in a corresponding decrease in  $R_{DS(ON)}$ , while the Output Current Limit increases correspondingly. Output OFF Open Load Detect current may increase based on how the Output OFF Open Load Detect is programmed. Paralleling outputs from two or more different IC devices is possible but not recommended.

Care must be taken when paralleling outputs for inductive loads. The Output Voltage Clamp of the output drivers may not match. One MOSFET output must be capable of the inductive energy from the load turn OFF.

## **SPI INTEGRITY CHECK**

Checking the integrity of the SPI communication is recommended upon initial power-up of the SOPWR pin. After initial system startup or reset, the MCU writes one 48-bit pattern to the 33999.

The first 24 bits read by the MCU is the fault status of the outputs, while the second 24 bits is the first bit pattern sent. By the MCU receiving the same bit pattern it sent, bus integrity is confirmed. Please note the second 24 bits the MCU sends to the 33999 are the command bits to program registers or activate outputs on the rising edge of  $\overline{CS}$ .

#### OUTPUT OFF OPEN LOAD FAULT

An Output OFF Open Load Fault is the detection and reporting of an *open* load when the corresponding output is disabled (input bit programmed to a logic low state). The Output OFF Open Load Fault is detected by comparing the drain-to-source voltage of the specific MOSFET output to an internally generated reference. Each output has one dedicated comparator for this purpose.

Each 33999 output has an internal 50  $\mu$ A pulldown current source. The pulldown current is disabled on power-up and must be enabled for Open Load Detect to function. Once enabled, the 33999 will only shut down the pulldown current in Sleep mode or when disabled via SPI.

During output switching, especially with capacitive loads, a false Output OFF Open Load Fault may be triggered. To prevent this false fault from being reported, an internal fault filter of 100 µs to 450 µs is incorporated. The duration for which a false fault may be reported is a function of the load impedance,  $R_{DS(ON)}$ ,  $C_{OUT}$  of the MOSFET, as well as the supply voltage,  $V_{PWR}$ . The rising edge of  $\overline{CS}$  triggers the built-in fault delay timer. The timer must time out before the fault comparator is enabled to detect a faulted threshold. Once the condition causing the Open Load Fault is removed, the device resumes normal operation. The Open Load Fault, however, will be latched in the output SO Response register for the MCU to read.

## SHORTED LOAD FAULT

A shorted load (overcurrent) fault can be caused by any output being shorted directly to supply, or by an output experiencing a current greater than the current limit.

Three safety circuits progressively in operation during load short conditions afford system protection:

- The device's output current is monitored in an analog fashion using a SENSEFET approach and is current limited.
- 2. With the output in current limit, the drain-to-source voltage increases. By setting the SFPD bit to 0, the output shuts down on  $V_{DS}$  > 2.7 V typical after 450 µs.
- The output thermal limit of the device is sensed and, when attained, causes only the specific faulted output to shut down. The device remains OFF until cooled. The device then operates as programmed by the shutdown/retry bit. The cycle continues until the fault is removed or the command bit instructs the output OFF.

All three protection schemes set the Fault Status bit (bit 23 in the SO Response register) to logic [1].

#### UNDERVOLTAGE SHUTDOWN

An undervoltage  $SO_{PWR}$  condition results in the global shutdown of all outputs and reset of all control registers. The undervoltage threshold is between 2.0 V and 3.0 V.

An undervoltage condition at the VPWR pin results in an output shutdown and reset. The undervoltage threshold is between 3.2 V and 3.5 V. When  $V_{PWR}$  is between 5.0 V and 3.5 V, the output may operate per the command word and the status is reported on SO pin, though this is not guaranteed.

#### **OUTPUT VOLTAGE CLAMP**

Each output of the 33999 incorporates an internal voltage clamp to provide fast turn-OFF and transient protection of each output. Each clamp independently limits the drain-tosource voltage to 50 V. The total energy clamped ( $E_J$ ) can be calculated by multiplying the current area under the current curve ( $I_A$ ) times the clamp voltage ( $V_{CL}$ ) (see <u>Figure 12</u>).

Characterization of the output clamps, using a single pulse non-repetitive method at 0.3 A, indicates the maximum energy to be 50 mJ at 150°C junction temperature per output.




Figure 12. Output Voltage Clamping

#### **REVERSE BATTERY PROTECTION**

The 33999 device requires external reverse battery protection on the VPWR pin.

All outputs consist of a power MOSFET with an integral substrate diode. During reverse battery condition, current will flow through the load via the substrate diode. Under this circumstance relays may energize and lamps will turn on. If load reverse battery protection is desired, a diode must be placed in series with the load.

#### **OVERTEMPERATURE FAULT**

Overtemperature Detect circuits are specifically incorporated for each individual output. The shutdown following an overtemperature condition depends on the control bit set in the Retry/Shutdown Control register. Each independent output shuts down at 155°C to 180°C. When an output shuts down due to an Overtemperature Fault, no other outputs are affected. The MCU recognizes the fault by a logic [1] in the Fault Status bit (bit 23 in the SO Response register). After the 33999 has cooled below the switch point temperature and 10°C hysteresis, the output functions as defined by the retry/shutdown bit 17 in the Global Shutdown/ Retry Control register.

# LOGIC COMMANDS AND REGISTERS

#### INTRODUCTION

The 33999 provides flexible control of 16 low-side driver outputs. The device allows PWM and ON/OFF control through the use of several input command words. This section describes the logic operation and command registers of the 33999.

The 33999 message set consists of seven messages as shown in <u>Table 5</u>. Bits 23 through 18 determine the specific command and bits 15 through 0 determine how a specific output will operate. The 33999 operates on the command word on the rising edge of  $\overline{CS}$ .

**Note** Upon Power-ON Reset all bits are defined as shown in <u>Table 5</u>.

	MSB										Bits													LSB
Commands	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ON/OFF Control Register 0 = off, 1 = on	0	0	0	0	0	0	х	х	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Open Load Current Enable 0 = disable, 1 = enable	0	0	0	0	0	1	х	х	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Global Shutdown/Retry Control 0 = shutdown, 1 = retry	0	0	0	0	1	0	Thermal Bit 0	Over- voltage 0	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
SFPD Control 1 = therm only, 0 = V <sub>DS</sub>	0	0	0	0	1	1	х	х	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
PWM Enable 0 = SPI only, 1 = PWM	0	0	0	1	0	0	х	х	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
AND/OR Control 0 = PWM pin AND with SPI 1 = PWM pin OR with SPI	0	0	0	1	0	1	Х	х	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset	0	0	0	1	1	0	х	х	Х	Х	х	Х	х	Х	Х	х	Х	Х	Х	х	Х	х	х	х
SO Response 0 = No Fault, 1 = Fault	Any Fault	Over- voltage	0	0	0	0	0	0	OUT 15	OUT 14	OUT 13	OUT 12	OUT 11	OUT 10	OUT 9	OUT 8	OUT 7	OUT 6	OUT 5	OUT 4	OUT 3	OUT 2	OUT 1	OUT 0

## Table 5. SPI Control Commands

#### **ON/OFF CONTROL REGISTER**

To program the 16 outputs of the 33999 ON or OFF, a 24bit serial stream of data is entered into the SI pin. The first 8 bits of the control word are used to identify the on/off command and the remaining 16 bits are used to turn ON or OFF the specific output driver.

# OPEN LOAD CURRENT ENABLE CONTROL REGISTER

The Open Load Enable Control register is provided to enable or disable the 50  $\mu$ A open load detect pulldown current. This feature allows the device to be used in LED applications. Power-ON Reset (POR) or the RST pin or the RESET command disables the 50  $\mu$ A pulldown current. No open load fault will be reported with the pulldown current disabled. For open load to be active, the user must program the Open Load Current Enable Control register with logic [1].

# GLOBAL SHUTDOWN/RETRY CONTROL REGISTER

The Global Shutdown/Retry Control register allows the user to select the global fault strategy for the outputs. The Overvoltage control bit (bit 16) sets the operation of the outputs when returning from overvoltage. Setting the Overvoltage bit to logic [0] will force all outputs to remain OFF

when  $V_{PWR}$  returns to normal level. Setting the Overvoltage bit to logic [1] will command outputs to resume their previous state when  $V_{PWR}$  returns to normal level. Bit 17 is the global thermal bit. When bit 17 is set to logic [0], all outputs will shut down when thermal limit is reached and remain off even after cooled. With bit 17 set to logic [1], all outputs will shut down when thermal limit is reached and will retry when cooled.

#### SHORT FAULT PROTECT DISABLE (SFPD) CONTROL REGISTER

All outputs contain a current limit and thermal shutdown with programmable retry. The SFPD control bits are used for fast shutdown of the output when an overcurrent condition is detected but thermal shutdown has not been achieved.

The SFPD Control register allows selection of specific outputs for incandescent lamp loads and specific outputs for inductive loads. By programming the specific SFPD bit as logic [1], output will rely on Overtemperature Shutdown only. Programming the specific SFPD bit as logic [0] will shut down the output after 100  $\mu$ s to 450  $\mu$ s during turn on into short circuit. The decision for shutdown is based on output drainto-source voltage (V<sub>DS</sub>) > 2.7 V. This feature is designed to provide protection to loads that experience more than expected currents and require fast shutdown. The 33999 is designed to operate in both modes with full device protection.

#### **PWM ENABLE REGISTER**

The PWM Enable register determines the outputs that are PWM controlled. The first 8 bits of the 24 bit SPI message word are used to identify the PWM enable command, and the remaining 16 bits are used to enable or disable the PWM of the output drivers.

A logic [1] in the PWM Enable register allows the user to OR/AND the PWM input with SPI Control bit and disables the specific parallel control input (PWM0, PWM1, PWM6, PWM7, PWM8, PWM9, PWM14, and PWM15).

A logic [0] in the PWM Enable register will disable the PWM to a specific output and allow the user to use the parallel PWM control inputs (PWM0, PWM1, PWM6, PWM7, PWM8, PWM9, PWM14, and PWM15) and the SPI ON/OFF Control bits. Power-ON Reset (POR) or the RST pin or the RESET command will set the PWM enable register to logic[0].

#### **AND/OR Control Register**

The AND/OR Control register describes the condition by which the PWM pin controls the output driver. A logic [0] in the AND/OR Control register will AND the PWM pin with the control bit in the SPI Control register. Likewise, a logic [1] in the AND/OR Control register will OR the PWM pin with the control bit in the ON/OFF Control register (see Figure 13).




Figure 13. PWM Control Logic Diagram

#### SERIAL OUTPUT (SO) RESPONSE REGISTER

Fault reporting is accomplished through the SPI interface. All logic [1]s received by the MCU via the SO pin indicate fault. All logic [0]s received by the MCU via the SO pin indicate no fault. All fault bits are cleared on the positive edge of  $\overline{CS}$ . SO bits 15 to 0 represent the fault status of outputs 15 to 0. SO bits 21 to 16 will always return logic [0]. Bit 22 provides overvoltage condition status, and bit 23 is set when any fault is present in the IC. The timing between two write words must be greater than 450  $\mu$ s to allow adequate time to sense and report the proper fault status.

#### **RESET COMMAND**

The RESET command turns all outputs OFF and sets all internal registers to their Power-ON Reset state (refer to Table 5).

#### FAULT OPERATION

On each SPI communication, a 24-bit command word is sent to the 33999 and a 24-bit fault word is received from the 33999.

The Most Significant Bit (MSB) is sent and received first.

Command Register Definition:

- 0 = Output Command Off
- 1 = Output Command On

SO Definition:

- 0 = No fault
- 1 = Fault

#### Table 6. Fault Operation

Overcurrent

#### SERIAL OUTPUT (SO) PIN REPORTS

Overtemperature	Fault reported by Serial Output (SO) pin.
Overcurrent	SO pin reports short-to-battery/supply or overcurrent condition.
Output ON Open Load Fault	Not reported.
Output OFF Open Load Fault	SO pin reports output "OFF" open load condition.
DEVICE SHUTDOWNS	
Overvoltage	Total device shutdown at $V_{PWR}$ = 27.5 V to 35 V. Resumes normal operation with proper voltage. Upon recovery all outputs assume previous state or OFF based on the Overvoltage bit in the Global Shutdown/Retry Control register.
Overtemperature	Only the output experiencing an overtemperature shuts down. Output may auto-retry or remain OFF according to the control bits in the Global Shutdown/Retry Control register.


Shutdown/Retry Control register. Fault flag in SO Response word will be set.

Output will remain in current limit 0.9 A to 2.5 A until thermal limit is reached. When thermal limit is reached, device will enter overtemperature shutdown. Output will operate as programmed in the Global

# PACKAGING


#### **PACKAGE DIMENSIONS**

For the most current package revision, visit <u>www.freescale.com</u> and perform a keyword search using the "98A" listed below.



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	LOUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE:		DOCUMENT NO	): 98ASA10506D	REV: C
54LD SOIC W/B, 0.6 4.6 X 4.6 EXPOSE		CASE NUMBER	8: 1390–02	11 MAR 2005
CASE-OUTLINE		STANDARD: NO	N-JEDEC	

EK SUFFIX 54-TERMINAL PLASTIC PACKAGE 98ASA10506D ISSUE C



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	LOUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE:		DOCUMENT NO	): 98ASA10506D	REV: C
54LD SOIC W/B, 0.6 4.6 X 4.6 EXPOSE		CASE NUMBER	8: 1390–02	11 MAR 2005
CASE-OUTLIN	,	STANDARD: NO	N-JEDEC	

EK SUFFIX 54-TERMINAL PLASTIC PACKAGE 98ASA10506D ISSUE C



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS B AND C TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- A THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.46 mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.
- A EXACT SHAPE OF EACH CORNER IS OPTIONAL.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 mm AND 0.3 mm FROM THE LEAD TIP.
- THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM. THIS DIMENSION IS DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTER-LEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
- 10. THESE DIMENSIONS DEFINE THE PRIMARY SOLDERABLE SURFACE AREA.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	AL OUTLINE	DUTLINE PRINT VERSION NOT TO SCALE	
TITLE: 54LD SOIC W/B, 0.65 PITCH	DOCUMENT NO	): 98ASA10506D	REV: C
4.6 X 4.6 EXPOSED PAD,	CASE NUMBER	R: 1390–02	11 MAR 2005
CASE-OUTLINE	STANDARD: NON-JEDEC		

EK SUFFIX 54-TERMINAL PLASTIC PACKAGE 98ASA10506D ISSUE C

# **REVISION HISTORY**

REVISION	DATE	DESCRIPTION OF CHANGES
2.0	2/2005	<ul><li>Implemented Revision History page</li><li>Converted to Freescale format</li></ul>

#### How to Reach Us:

Home Page: www.freescale.com

#### E-mail:

support@freescale.com

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

#### **Europe, Middle East, and Africa:** Freescale Halbleiter Deutschland GmbH

Freescale Halbleiter Deutschland G Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http:// www.freescale.com/epp.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale <sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc., 2006. All rights reserved.



MC33999 Rev. 2.0 2/2006