

TEXAS INSTR (ASIC/MEMORY) 62E D

SMNS409A-JULY 1991-REVISED JANUARY 1993

- Credit Card Size
(85.6 mm × 54 mm × 3.4 mm)
- Single 5-V Power Supply (±5% Tolerance)
- Enhanced Page Mode Operation
- CMS409 - 4M × 18/ $\overline{\text{RAS}}$ /2 $\overline{\text{CAS}}$
CMS410 - 4M × 16/ $\overline{\text{RAS}}$ /2 $\overline{\text{CAS}}$
- Operating Temperature
0°C to 55°C
- Standard 60-Pin Two-Piece Connector
- CMOS Buffered Inputs on All Inputs Except $\overline{\text{RAS}}$ and DQ
- 3-State Unlatched Output
- Low Power Dissipation
- Performance Ranges:

	ACCESS TIME	ACCESS TIME	READ OR WRITE CYCLE CYCLE
	t_{RAC}	t_{CAC}	t_{RC}
CMS4xx-7	70 ns	25 ns	130 ns
CMS4xx-8	80 ns	27 ns	150 ns

description

The CMS409/10 series are dynamic random-access memory cards designed to be used as internal system memory or as external add-on memory.

These cards have CMOS buffers added to the $\overline{\text{CAS}}$, $\overline{\text{W}}$, and address inputs to minimize loading caused by the module. $\overline{\text{RAS}}$ and data in/out remain compatible with Series 74 TTL.

The cards can operate in enhanced page mode. All address lines and data are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The common I/O features of the CMS409/10 dictate the use of early write cycles.

60-PIN MEMORY CARD
(CONNECTOR VIEW)

T-81-27-15

PD3	2	□	□	1	V _{SS}
PD2	4	□	□	3	PD1
V _{CC}	6	□	□	5	$\overline{\text{W}}$
NC	8	□	□	7	NC
A0	10	□	□	9	V _{SS}
NC	12	□	□	11	NC
V _{CC}	14	□	□	13	A1
A3	16	□	□	15	A2
A4	18	□	□	17	V _{SS}
NC/DQ17	20	□	□	19	DQ8/NC
V _{CC}	22	□	□	21	DQ0
DQ9	24	□	□	23	DQ1
DQ10	26	□	□	25	V _{SS}
DQ11	28	□	□	27	DQ2
V _{CC}	30	□	□	29	DQ3
DQ12	32	□	□	31	DQ4
DQ13	34	□	□	33	V _{SS}
DQ14	36	□	□	35	DQ5
V _{CC}	38	□	□	37	DQ6
DQ15	40	□	□	39	DQ7
DQ16	42	□	□	41	V _{SS}
A5	44	□	□	43	$\overline{\text{CAS0}}$
V _{CC}	46	□	□	45	A6
A8	48	□	□	47	A7
A9	50	□	□	49	V _{SS}
NC	52	□	□	51	$\overline{\text{RAS0}}$
NC	54	□	□	53	A10
V _{CC}	56	□	□	55	$\overline{\text{CAS1}}$
PD4	58	□	□	57	PD5
NC	60	□	□	59	V _{SS}

PIN NOMENCLATURE

A0-A10	Address Inputs
$\overline{\text{CAS0}}$, $\overline{\text{CAS1}}$	Column-Address Strobe
DQ0-DQ17	Data Inputs/Outputs
PD1-PD5	Presence Detect
$\overline{\text{RAS0}}$	Row-Address Strobe
V _{CC}	5-V Power Supply
V _{SS}	Ground
$\overline{\text{W}}$	Write Enable
NC	No Internal Connection

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Copyright © 1993, Texas Instruments Incorporated

CMS409, CMS410 8 MEGABYTE DRAM MEMORY CARDS

8961725 0080981 276 TII5

SMNS409A-JULY 1991-REVISED JANUARY 1993

TEXAS INSTR (ASIC/MEMORY) 62E D

operation

The CMS409/10 cards are divided into separate banks of memory as shown in the functional block diagrams. Each bank is selectable using $\overline{\text{CAS}}_x$ as shown in the table below.

Table 1. Memory Bank Definition

DATA BLOCK	RAS	$\overline{\text{CAS}}_x$
DQ0-DQ7, DQ8†	$\overline{\text{RAS}}_0$	$\overline{\text{CAS}}_0$
DQ9-DQ16, DQ17†	$\overline{\text{RAS}}_0$	$\overline{\text{CAS}}_1$

† DQ8 and DQ17 are not available on CMS410.

power up

To achieve proper device operation, an initial pause of 200 μs followed by a minimum of eight initialization cycles is required after full V_{CC} level is achieved. The eight initialization cycles need to include at least one refresh ($\overline{\text{RAS}}$ -only or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$) cycle.

specifications

Refresh period is extended to 16 ms. During this period, each of the 1024 rows selected by A0-A9 must be strobed with $\overline{\text{RAS}}$ to retain data.


memory card components

- Meets JEDEC standard
- UL approved materials
- Plugs into molex connector part number 53213-6011 or equivalent

TEXAS
INSTRUMENTS

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

CMS409 functional block diagram



CMS410 functional block diagram




Table 2. Pin Definition

DEVICE	DQ8/NC (19)	DQ17/NC (20)
CMS409	DQ8	DQ17
CMS410	NC	NC

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range on any pin (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Voltage range on V_{CC}	-0.5 V to 6 V
Short circuit output current	50 mA
Power dissipation (CMS409)	20 W
Power dissipation (CMS410)	18 W
Operating free-air temperature	0°C to 55°C
Storage temperature	-40 °C to 85 °C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to V_{SS} .

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.75	5	5.25	V
V_{IH}	High-level input voltage	CAS, $\overline{W}$, address lines		0.7 V_{CC}	
		RAS and DQ lines		2.4	
V_{IL}	Low-level input voltage (See Note 2)	CAS, $\overline{W}$, address lines		0.3 V_{CC}	
		RAS and DQ lines		-1	
T_A	Operating free-air temperature	0		55	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

TEXAS INSTR (ASIC/MEMORY) 62E D

SMNS409A—JULY 1991—REVISED JANUARY 1993

electrical characteristics over full range of recommended operating conditions

PARAMETER	TEST CONDITIONS	CMS409			UNIT
		MIN	NOM	MAX	
V _{OH} High-level output voltage	I _{OH} = -5 mA			2.4	V
V _{OL} Low-level output voltage	I _{IL} = 4.2 mA	0.4			V
I _I Input current for addresses, $\overline{\text{CAS}}$, and $\overline{\text{W}}$	V _{CC} = 5 V, V _I = 0 to 5.25 V, All other pins = 0 V to V _{CC}			±10	μA
I _I Input current $\overline{\text{RAS}}$ (leakage)	V _{CC} = 5 V, V _I = 0 to 5.25 V, All other pins = 0 V to V _{CC}			±180	μA
I _O Output current (leakage)	V _{CC} = 5.25 V, V _O = 0 to V _{CC} , $\overline{\text{CAS}}$ high			±20	μA

electrical characteristics over full range of recommended operating conditions

PARAMETER	TEST CONDITIONS	CMS409-7		CMS409-8		UNIT
		MIN	MAX	MIN	MAX	
I _{CC1} Read or write cycle current	V _{CC} = 5.25 V, Minimum cycle, Maximum of 2 address transitions per memory cycle (see Note 3).		1670		1490	mA
I _{CC2} Standby current	V _{CC} = 5.25 V, After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All other signals stable (see Note 3).		37		37	mA
I _{CC3} Average refresh current ($\overline{\text{RAS}}$ only or CBR)	V _{CC} = 5.25 V, Minimum cycle, Maximum of 2 address transitions per memory cycle, $\overline{\text{RAS}}$ active, $\overline{\text{CAS}}$ high (see Note 3).		1670		1490	mA
I _{CC4} Average page current	V _{CC} = 5.25 V, t _{PC} = minimum, Maximum of 2 address transitions per memory cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling (see Note 3).		1490		1310	mA

NOTE 3: V_{IH} = V_{CC} - 0.2 V and V_{IL} = 0 V for all operating currents.

**capacitance over recommended ranges of supply voltage and operating free-air temperature,
f = 1 MHz**

PARAMETER	CMS409		UNIT
	MIN	MAX	
C _{I(A)} Input capacitance, address inputs		15	pF
C _{I(RAS)} Input capacitance, $\overline{\text{RAS}}$ inputs		126	pF
C _{I(CAS)} Input capacitance, $\overline{\text{CAS}}$ inputs		15	pF
C _{I(W)} Input capacitance, $\overline{\text{W}}$ input		15	pF
C _{I(DQ)} Input/output capacitance of DQ pins		14	pF

electrical characteristics over full range of recommended operating conditions

PARAMETER	TEST CONDITIONS	CMS410			UNIT
		MIN	NOM	MAX	
V _{OH} High-level output voltage	I _{OH} = - 5 mA			2.4	V
V _{OL} Low-level output voltage	I _{IL} = 4.2 mA	0.4			V
I _I Input current for addresses, $\overline{\text{CAS}}_x$, and $\overline{\text{W}}$	V _{CC} = 5 V, V _I = 0 to 5.25 V, All other pins = 0 V to V _{CC}			±10	μA
I _I Input current $\overline{\text{RAS}}_x$ (leakage)	V _{CC} = 5 V, V _I = 0 to 5.25 V, All other pins = 0 V to V _{CC}			±160	μA
I _O Output current (leakage)	V _{CC} = 5.25 V, V _O = 0 to V _{CC} , $\overline{\text{CAS}}_x$ high			±20	μA

electrical characteristics over full range of recommended operating conditions

PARAMETER	TEST CONDITIONS	CMS410-7		CMS410-8		UNIT
		MIN	MAX	MIN	MAX	
I _{CC1} Read or write cycle current	V _{CC} = 5.25 V, Minimum cycle, Maximum of 2 address transitions per memory cycle (see Note 3).		1490		1330	mA
I _{CC2} Standby current	V _{CC} = 5.25 V After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high. All other signals stable, (see Note 3).		33		33	mA
I _{CC3} Average refresh current ($\overline{\text{RAS}}$ only or CBR)	V _{CC} = 5.25 V, Minimum cycle, Maximum of 2 address transitions per memory cycle, $\overline{\text{RAS}}$ active, $\overline{\text{CAS}}$ high (see Note 3).		1490		1330	mA
I _{CC4} Average page current	V _{CC} = 5.25 V, t _{PC} = minimum, Maximum of 2 address transitions per memory cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling (see Note 3).		1330		1170	mA

 NOTE 3: V_{IH} = V_{CC} - 0.2 V and V_{IL} = 0 V for all operating currents.

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz

PARAMETER	CMS410		UNIT
	MIN	MAX	
C _{i(A)} Input capacitance, address inputs		15	pF
C _{i(RAS)} Input capacitance, $\overline{\text{RAS}}$ inputs		112	pF
C _{i(CAS)} Input capacitance, $\overline{\text{CAS}}$ inputs		15	pF
C _{i(W)} Input capacitance, $\overline{\text{W}}$ input		15	pF
C _{i(DQ)} Input/output capacitance of DQ pins		14	pF

TEXAS INSTR (ASIC/MEMORY) 62E D

SMNS409A—JULY 1991—REVISED JANUARY 1993

A low-power, battery-backup refresh mode is available. Data integrity is maintained using $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh with a period of 125 μs , while holding $\overline{\text{RAS}}$ low for less than 1 μs . To minimize current consumption, all other input levels need to be kept stable at CMOS input levels.

All values remain the same as the standard memory card except those listed in the following table:

PARAMETER	TEST CONDITIONS	CMS409L	CMS410L
I_{CC2} Standby current	$\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, $V_{\text{IH}} = V_{\text{CC}} - 0.2$, $V_{\text{I}} = 0$ V All other signals stable at V_{IH} or V_{IL}	7 mA	6 mA
I_{CC10} Battery backup current	$t_{\text{RC}} = 125 \mu\text{s}$, $t_{\text{RAS}} < 1 \mu\text{s}$, $V_{\text{IH}} = V_{\text{CC}} - 0.2$ V, $V_{\text{IL}} = 0$ V All other signals stable at V_{IH} or V_{IL}	10 mA	9 mA
t_{REF} Refresh	1024 cycle	128 ms	128 ms

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER	CMS4xx-7		CMS4xx-8		UNIT
	MIN	MAX	MIN	MAX	
t_{CAC} Access time from $\overline{\text{CAS}}$ low		25		27	ns
t_{CAA} Access time from column-address		42		47	ns
t_{RAC} Access time from $\overline{\text{RAS}}$ low		70		80	ns
t_{CAP} Access time from column precharge		47		52	ns
t_{CLZ} $\overline{\text{CAS}}$ low to output in low Z	0		0		ns
t_{OFF} Output disable time after $\overline{\text{CAS}}$ high (see Note 4)	0	25	0	27	ns

NOTE 4: t_{OFF} is specified when the output is no longer driven.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

PARAMETER	CMS4xx-7		CMS4xx-8		
	MIN	MAX	MIN	MAX	
t _{RC} Read cycle time	130		150		ns
t _{WC} Write cycle time	130		150		ns
t _{PC} Page mode read or write cycle time (see Note 5)	52		57		ns
t _{CP} Pulse duration, $\overline{\text{CAS}}$ high	10		10		ns
t _{CAS} Pulse duration, $\overline{\text{CAS}}$ low	25	10 000	27	10 000	ns
t _{RP} Pulse duration, $\overline{\text{RAS}}$ high	50		60		ns
t _{RAS} Pulse duration, $\overline{\text{RAS}}$ low	70	10 000	80	10 000	ns
t _{RASP} Page mode, pulse duration, $\overline{\text{RAS}}$ low	70	100 000	80	100 000	ns
t _{ASC} Column address setup time before $\overline{\text{CAS}}$ low	0		0		ns
t _{ASR} Row address setup time before $\overline{\text{RAS}}$ low	7		7		ns
t _{DS} Data setup time before $\overline{\text{CAS}}$ low	0		0		ns
t _{RCS} Read setup time before $\overline{\text{CAS}}$ low	0		0		ns
t _{WCS} $\overline{\text{W}}$ -low setup before $\overline{\text{CAS}}$ low	0		0		ns
t _{CWL} $\overline{\text{W}}$ -low setup before $\overline{\text{CAS}}$ high	18		20		ns
t _{RWL} $\overline{\text{W}}$ -low setup before $\overline{\text{RAS}}$ high	25		27		ns
t _{WSR} $\overline{\text{W}}$ -high setup ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh only)	17		17		ns
t _{CAH} Column address hold time after $\overline{\text{CAS}}$ low	15		15		ns
t _{RAH} Row address hold time after $\overline{\text{RAS}}$ low	10		10		ns
t _{AR} Column address hold time after $\overline{\text{RAS}}$ low (see note 6)	55		60		ns
t _{DH} Data hold time after $\overline{\text{CAS}}$ low	15		15		ns
t _{DHR} Data hold time after $\overline{\text{RAS}}$ low	55		60		ns
t _{RCH} Read hold time after $\overline{\text{CAS}}$ high (see Note 7)	0		0		ns
t _{RRH} Read hold time after $\overline{\text{RAS}}$ high (see Note 7)	0		0		ns
t _{WCH} Write hold time after $\overline{\text{CAS}}$ low	15		15		ns
t _{WCR} Write hold time after $\overline{\text{RAS}}$ low (see Note 6)	55		60		ns
t _{WHR} $\overline{\text{W}}$ -high hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh only)	10		10		ns
t _{CSH} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high	70		80		ns
t _{CRP} Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	7		7		ns
t _{RSH} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	25		27		ns
t _{RCD} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (see Note 8)	20	47	22	53	ns
t _{RAD} Delay time, $\overline{\text{RAS}}$ low to column address (see Note 8)	15	28	15	33	ns
t _{RAL} Delay time, column address to $\overline{\text{RAS}}$ high	42		47		ns
t _{CAL} Delay time, column address to $\overline{\text{CAS}}$ high	35		40		ns
t _{CHR} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high (see Note 9)	15		20		ns
t _{CSR} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low (see Note 9)	17		17		ns
t _{RPC} Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low (see Note 9)	0		0		ns
t _{REF} Refresh time interval		16		16	ns
t _T Transition time (see Note 10)	3	50	3	50	ns

- NOTES:
5. To assure t_{PC} min, t_{ASC} should be greater than or equal to 5 ns.
 6. The minimum value is measured when t_{RCD} is set to t_{RCD}(min) as a reference.
 7. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
 8. Maximum values specified to assure access times.
 9. $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh only.
 10. All cycle times assume t_T = 5 ns.

TEXAS INSTR (ASIC/MEMORY) 62E D

SMNS409A-JULY 1991-REVISED JANUARY 1993

TI memory card nomenclature

