

LH534P00

CMOS 4M (512K × 8/256K × 16)
Mask-Programmable ROM

FEATURES

- 524,288 × 8 bit organization (Byte mode)
262,144 × 16 bit organization (Word mode)
- Access time: 120 ns (MAX.)
- Power consumption:
Operating: 358 mW (MAX.)
Standby: 550 μW (MAX.)
- Static operation
- Three-state outputs
- Single +5 V power supply
- Packages:
 - 40-pin, 600-mil DIP
 - 40-pin, 525-mil SOP
 - 44-pin, 14 × 14 mm² QFP
 - 48-pin, 12 × 18 mm² TSOP (Type I)

DESCRIPTION

The LH534P00 is a CMOS 4M-bit mask-programmable ROM organized as 524,288 × 8 bits (Byte mode) or 262,144 × 16 bits (Word mode) that can be selected by $\overline{\text{BYTE}}$ input pin. It is fabricated using silicon-gate CMOS process technology.

PIN CONNECTIONS





Figure 1. Pin Connections for DIP Package



534P00-2

Figure 2. LH534P00 Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME
A ₁ - A ₁₇	Address input
D ₀ - D ₁₅	Data output
\overline{CE}	Chip enable input
\overline{OE}	Output enable input

SIGNAL	PIN NAME
BYTE	Byte/word switch
V _{cc}	Power supply (+5 V)
GND	Ground

TRUTH TABLE

\overline{CE}	\overline{OE}	BYTE	DATA OUTPUT		ADDRESS INPUT		SUPPLY CURRENT
			D ₀ - D ₇	D ₈ - D ₁₅	LSB	MSB	
H	X	X	High-Z	High-Z	-	-	Standby (I _{SB})
L	H	X	High-Z	High-Z	-	-	Operating (I _{CC})
L	L	H	D ₀ - D ₇	D ₈ - D ₁₅	A ₀	A ₁₇	Operating (I _{CC})
L	L	L	D ₀ - D ₇	High-Z	A ₋₁	A ₁₇	Operating (I _{CC})

NOTE:

X = H or L

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply voltage	V _{CC}	-0.3 to +7.0	V
Input voltage	V _{IN}	-0.3 to V _{CC} +0.3	V
Output voltage	V _{OUT}	-0.3 to V _{CC} +0.3	V
Operating temperature	T _{opr}	0 to +70	°C
Storage temperature	T _{stg}	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS (T_A = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V _{CC}	4.5	5.0	5.5	V

DC CHARACTERISTICS (V_{CC} = 5 V ±10%, T_A = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input 'Low' voltage	V _{IL}		-0.3		0.8	V	
Input 'High' voltage	V _{IH}		2.2		V _{CC} +0.3	V	
Output 'Low' voltage	V _{OL}	I _{OL} = 2.0 mA			0.4	V	
Output 'High' voltage	V _{OH}	I _{OH} = -400 μA	2.4			V	
Input leakage current	I _{IL}	V _{IN} = 0 V to V _{CC}			10	μA	
Output leakage current	I _{LO}	V _{OUT} = 0 V to V _{CC}			10	μA	1
Operating current	I _{CC1}	t _{RC} = 120 ns			65	mA	2
	I _{CC2}	t _{RC} = 1 μs			50		
	I _{CC3}	t _{RC} = 120 ns			60	mA	3
	I _{CC4}	t _{RC} = 1 μs			45		
Standby current	I _{SB1}	$\overline{CE} = V_{IH}$			3	mA	
	I _{SB2}	$\overline{CE} = V_{CC} - 0.2$ V			100		μA
Input capacitance	C _{IN}	f = 1 MHz, T _A = 25°C			10	pF	
Output capacitance	C _{OUT}				10		pF

NOTES:

1. $\overline{OE} = V_{IH}$, $\overline{CE} = V_{IH}$, outputs open
2. V_{IN} = V_{IH}/V_{IL}, $\overline{CE} = V_{IL}$, outputs open
3. V_{IN} = (V_{CC} - 0.2 V) or 0.2 V, $\overline{CE} = 0.2$ V, outputs open

CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the V_{CC} pin and the GND pin.

AC CHARACTERISTICS (V_{CC} = 5 V ±10%, T_A = 0 to +70°C)


PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	t _{RC}	120			ns	
Address access time	t _{AA}			120	ns	
Chip enable time	t _{ACE}			120	ns	
Output enable time	t _{OE}			60	ns	
Output hold time	t _{OH}	5			ns	
CE to output in High-Z	t _{CHZ}			60	ns	1
OE to output in High-Z	t _{OHZ}			60	ns	

NOTE:

1. This is the time required for the outputs to become high-impedance.

AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.4 V to 2.6 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	1.5 V
Output load condition	1TTL + 100 pF



NOTE: The output data becomes valid when the last interval, t_{AA}, t_{ACE}, or t_{OE}, have concluded.

534P00-3

Figure 3. Byte Mode (BYTE = V_{IL})




Figure 4. Word Mode (BYTE = V_H)

ORDERING INFORMATION

LH534P00	X	- ##	
Device Type	Package	Speed	
		12 120	Access Time (ns)
			(D 40-pin, 600-mil DIP (DIP40-P-600)
			M 44-pin, 14 x 14 mm ² QFP (QFP44-P-1414)
			N 40-pin, 525-mil SOP (SOP40-P-525)
			T 48-pin, 12 x 18 mm ² TSOP (Type I) (TSOP48-P-1218)
			CMOS 4M (512K x 8 OR 256K x 16) Mask-Programmable ROM

Example: LH534P00D-12 (CMOS 4M (512K x 8) Mask-Programmable ROM, 120 ns, 40-pin, 600-mil DIP)

534P00-5