

Features

- **Operating Voltage: 2.3V-4.5V**
- **Supply Current**
 - $I_{DD}=5\text{mA}$ at $V_{DD}=3.3\text{V}$
- **Low Shutdown Current**
 - $I_{DD}=1\text{mA}$ at $V_{DD}=3.3\text{V}$
- **Ground Reference Output**
 - **No Output Capacitor Required (for DC Blocking)**
 - **Save the PCB Space**
 - **Reduce the BOM Costs**
 - **Improve the Low Frequency Response**
- **Output Voltage Swing Can Reach 2Vrms/Ch into 600Ω at $V_{DD}=3.3\text{V}$**
- **High PSRR: 78dB at 217Hz**
- **Fast Start-Up Time: 16ms**
- **Integrate the De-pop Circuitry**
- **Separate Shutdown Function for Flexible Application**
- **Thermal Protection**
- **Surface-Mount Packaging**
 - TQFN4x4-20B (with Enhanced Thermal Pad)
 - TSSOP-16
- **Lead Free and Green Devices Available (RoHS Compliant)**

General Description


The APA2175 is a stereo, fixed gain, single supply, and cap-free line driver, which is available in TQFN4x4-20B and TSSOP-16 packages.

The APA2175 is ground-reference output, and no need the output capacitors for DC blocking. The advantages of eliminating the output capacitor are saving the cost, eliminating component height, and improving the low frequency response.

The internal fixed gain setting (-1.5V/V) can minimize the external component counts and save the PCB space. High PSRR provides increased immunity to noise and RF rectification. The independent shutdown control of APA2175 is for right channel and left channel.

The APA2175 is capable of driving 2Vrms at 3.3V into 600Ω load, and provides thermal protection.

Simplified Application Circuit




Applications


- Set-Top Boxes
- CD / DVD Players
- LCD TVs
- HTIBs (Home Theater in Box)

ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.

Pin Configuration




TQFN4x4-20B
(Top View)



TSSOP-16
(Top View)

 =ThermalPad (connected the ThermalPad to GND plane for better heat dissipation)

Ordering and Marking Information

APA2175  Assembly Material Handling Code Temperature Range Package Code	Package Code QB : TQFN4x4-20B O : TSSOP-16 Operating Ambient Temperature Range I : -40 to 85 °C Handling Code TR : Tape & Reel Assembly Material G : Halogen and Lead Free Device
APA2175 QB : 	XXXXXX - Date Code
APA2175 O : 	XXXXXX - Date Code

Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Rating	Unit
V_{PVDD_VDD}	PVDD to VDD Voltage	-0.3 to 0.3	V
V_{PGND_GND}	PGND to GND Voltage	-0.3 to 0.3	
V_{DD}	Supply Voltage (VDD and PVDD to GND and PGND)	-0.3 to 5.5	
V_{RSD}, V_{LSD}	Input Voltage (RSD and LSD to GND)	GND-0.3 to $V_{DD}+0.3$	
V_{SS}	VSS and CVSS to GND and PGND Voltage	-5.5 to 0.3	

Absolute Maximum Ratings (Cont.) (Note 1)

Symbol	Parameter	Rating	Unit
V_{OUT}	ROUT and LOUT to GND Voltage	$V_{SS}-0.3$ to $V_{DD}+0.3$	V
V_{CPP}	CPP to PGND Voltage	PGND-0.3 to $PV_{DD}+0.3$	
V_{CPN}	CPN to PGND Voltage	$PV_{SS}-0.3$ to PGND+0.3	
T_J	Maximum Junction Temperature	150	°C
T_{STG}	Storage Temperature Range	-65 to +150	
T_{SDR}	Maximum Soldering Temperature Range, 10 Seconds	260	
P_D	Power Dissipation	Internally Limited	W

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Characteristics

Symbol	Parameter	Typical Value	Unit
θ_{JA}	Thermal Resistance - Junction to Ambient ^(Note 2) TQFN4x4-20B TSSOP-16	45 100	°C/W
θ_{JC}	Thermal Resistance - Junction to Case ^(Note 3) TQFN4x4-20B	8	°C/W

Note 2: Please refer to "Layout Recommendation", the Thermal Pad on the bottom of the IC should soldered directly to the PCB's Thermal Pad area that with several thermal vias connect to the ground plan, and the PCB is a 2-layer, 5-inch square area with 2oz copper thickness.

Note 3: The case temperature is measured at the center of the Thermal Pad on the underside of the TQFN4x4-20B package.

Recommended Operating Conditions

Symbol	Parameter	Range		Unit
		Min.	Max.	
V_{DD}	Supply Voltage	2.3	4.5	V
V_{IH}	High Level Threshold Voltage $\overline{RSD}, \overline{LSD}$	1	-	
V_{IL}	Low Level Threshold Voltage $\overline{RSD}, \overline{LSD}$	-	0.35	
T_A	Operating Ambient Temperature Range	-40	85	°C
T_J	Operating Junction Temperature Range	-40	125	

Electrical Characteristics

$V_{DD}=3.3V$, $V_{RSD}=V_{LSD}=V_{DD}$, $C_{CPF}=C_{CPO}=2.2\mu F$, $C_i=1\mu F$, $T_A=25^\circ C$ (unless otherwise noted)







Symbol	Parameter	Test Conditions	APA2175			Unit
			Min.	Typ.	Max.	
I_{DD}	V_{DD} Supply Current		-	5	10	mA
I_{SD}	V_{DD} Shutdown Current	$V_{RSD}=V_{LSD}=0V$	-	1	5	μA
I_i	Input current	$\overline{RSD}, \overline{LSD}$	-	0.1	-	μA

Electrical Characteristics (Cont.)







$V_{DD}=3.3V$, $V_{RSD}=V_{LSD}=V_{DD}$, $C_{CPF}=C_{CPO}=2.2\mu F$, $C_i=1\mu F$, $T_A=25^\circ C$ (unless otherwise noted)

Symbol	Parameter	Test Conditions	APA2175			Unit
			Min.	Typ.	Max.	
CHARGE PUMP						
f _{OSC}	Switching Frequency		400	500	600	kHz
R _{eq}	Equivalent Resistance		-	21	25	Ω
R _{dis}	Discharge Resistor at Output		-	4	5	kΩ
DRIVERS						
A _V	Internal Voltage Gain	No Load	-1.55	-1.5	-1.45	V/V
ΔA _V	Gain Matching		-	1	2	%
R _i	Input Resistance		15	18	21	kΩ
R _f	Feedback Resistance		23	27	31	
R _o	Output Resistance	I _O =10mA	-	-	100	Ω
V _{SR}	Slew Rate		-	2.5	-	V/μs
V _{OS}	Output Offset Voltage	V _{DD} =2.3V to 4.5V, R _L = 600Ω	-8	-	8	mV
V _N	Output Noise		-	15	30	μVrms
PSRR	Power Supply Rejection Ratio	V _{DD} =2.3V to 4.5V, V _r =200mVrms f _{in} = 217Hz f _{in} = 1kHz f _{in} = 20kHz	-	-80 -80 -55	-60 -60 -45	dB
C _L	Maximum Capacitive Load		-	400	-	pF
T _{start-up}	Start-up Time		-	16	-	ms
V _{ESD}	ESD Protection	OUTR, OUTL	-	8	-	kV
V _O	Output Voltage (Stereo, in Phase)	THD+N=1%, f _{in} =1kHz R _L =600Ω R _L =100kΩ	2	2.1 2.3	-	Vrms
V _O	Output Voltage (Stereo, in Phase)	V _{DD} =4.5V, THD+N=1%, f _{in} =1kHz R _L =600Ω R _L =100kΩ	-	2.7 2.8	-	Vrms
THD+N	Total Harmonic Distortion Pulse Noise	V _O =2Vrms, R _L =600Ω f _{in} =20Hz f _{in} =1kHz f _{in} =20kHz	-	0.020 0.003 0.020	-	%
Crosstalk	Channel Separation	V _O =2Vrms, R _L =600Ω f _{in} =20Hz f _{in} =1kHz f _{in} =20kHz	-	105 105 100	-	dB
S/N	Signal to Noise Ratio	V _O =2Vrms, R _L =600Ω With A-weighting Filter	-	102	-	





Typical Operating Characteristics



Typical Operating Characteristics (Cont.)




Typical Operating Characteristics (Cont.)




Operating Waveforms

Output Transient at Power On




CH1: V_{DD} , 1V/Div, DC
 CH2: V_{LOUT} , 20mV/Div, DC
 CH3: V_{ROUT} , 20mV/Div, DC
 TIME: 10ms/Div

Output Transient at Power Off




CH1: V_{DD} , 1V/Div, DC
 CH2: V_{LOUT} , 20mV/Div, DC
 CH3: V_{ROUT} , 20mV/Div, DC
 TIME: 2ms/Div

Shutdown Release



CH1: V_{SD} , 1V/Div, DC
 CH2: V_{LOUT} , 1V/Div, DC
 CH3: V_{ROUT} , 1V/Div, DC
 TIME: 10ms/Div

Shutdown




CH1: V_{SD} , 1V/Div, DC
 CH2: V_{LOUT} , 1V/Div, DC
 CH3: V_{ROUT} , 1V/Div, DC
 TIME: 2ms/Div

Pin Description


PIN			I/O/P	FUNCTION
NO.		NAME		
TQFN4x4-20B	TSSOP-16			
1	4	CPP	I/O	Charge pump flying capacitor positive connection.
2	5	PGND	P	Charge pump's ground.
3	6	CPN	I/O	Charge pump flying capacitor negative connection.
4,6,8,12, 16,20	1,3	NC	-	No Connection.
5	7	CVSS	O	Charge pump output, connect to the “VSS”.
7	8	VSS	P	Line Driver negative power supply.
9	9	LOUT	O	Left channel output for Line Driver.
10	10	VDD	P	Power supply.
11	11	ROUT	O	Right channel output for Line Driver.
13	12	LIN	I	Left channel input terminal.
14	13	$\overline{\text{RSD}}$	I	Right channel shutdown mod control input signal, pull low for shutdown the right channel line driver.
15	14	RIN	I	Right channel input terminal.
17	15	GND	P	Ground connection for circuitry.
18	16	$\overline{\text{LSD}}$	I	Left channel shutdown mod control input signal, pull low for shutdown the right channel line driver.
19	2	PVDD	P	Charge pump power supply.

Block Diagram




Typical Application Circuit

1. Inverting Amplifier



2. Inverting Amplifier with First-Order Passive Low-Pass Filter



Function Description

Line Driver Operation




Figure 1. Cap-free Line Driver's Operation

The APA2175's line drivers use a charge pump to invert the positive power supply (V_{DD}) to negative power supply (V_{SS}), see figure1. The line drivers operate at this bipolar power supply (V_{DD} and V_{SS}) and the outputs reference refers to the ground. This feature eliminates the output capacitor that is using in conventional single-ended line drive amplifier. Compare with the single power supply amplifier, the power supply range has almost doubled.

Thermal Protection

The thermal protection circuit limits the junction temperature of the APA2175. When the junction temperature exceeds $T_j = +150^{\circ}\text{C}$, a thermal sensor turns off the driver, allowing the devices to cool. The thermal sensor allows the driver to start-up after the junction temperature down about 125°C . The thermal protection is designed with a 25°C hysteresis to lower the average T_j during continuous thermal overload conditions, increasing lifetime of the ICs.

Shutdown Function

In order to reduce power consumption while not in use, the APA2175 contains two shutdown controllers to allow either channel being independent and externally turns off the amplifier bias circuitry. $\overline{\text{LSD}}$ controls the left channel and $\overline{\text{RSD}}$ controls the right channel. This shutdown feature turns the amplifier off when logic low is placed on the $\overline{\text{RSD}}$ and $\overline{\text{LSD}}$ pins for the APA2175. The trigger point between a logic high is 1.0V and logic low level is 0.35V. It is recommended to switch between ground and the supply voltage V_{DD} to provide maximum device performance. By switching the both $\overline{\text{RSD}}$ and $\overline{\text{LSD}}$ pins to the low level, the amplifier enters a low-consumption current circumstance, charge pump is disabled, and I_{DD} for the APA2175 is in shutdown mode. The charge pump is enabled once either $\overline{\text{RSD}}$ or $\overline{\text{LSD}}$ pin is pulled to high. In normal operating, the APA2175's $\overline{\text{RSD}}$ and $\overline{\text{LSD}}$ pins should be pulled to a high level to keep the IC out of the shutdown mode. The $\overline{\text{RSD}}$ and $\overline{\text{LSD}}$ pins should be tied to a definite voltage to avoid unwanted circumstance changes.

Application Information

Input Capacitor, C_i

In the typical application, an input capacitor, C_i , is required to allow the amplifier to bias the input signal to the proper DC level for optimum operation. In this case, C_i and the minimum input impedance R_i from a high-pass filter with the corner frequency are determined in the following equation:

$$f_{C(\text{highpass})} = \frac{1}{2\pi R_i C_i} \quad (1)$$

The value of C_i must be considered carefully because it directly affects the low frequency performance of the circuit. R_i is the internal input resistance that typical value is $18k\Omega$ and the specification calls for a flat bass response down to 20Hz. Equation is reconfigured as below:

$$C_i = \frac{1}{2\pi R_i f_c} \quad (2)$$

When the input resistance variation is considered, the C_i is $0.44\mu\text{F}$, so a value in the range of $0.47\mu\text{F}$ to $1\mu\text{F}$ would be chosen. A further consideration for this capacitor is the leakage path from the input source through the input network ($R_i + R_i, C_i$) to the load.

This leakage current creates a DC offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason, a low leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the negative side of the capacitor should face the amplifiers' input in most applications because the DC level of the amplifiers' input is held at GND. Please note that it is important to confirm the capacitor polarity in the application.

Power Supply Decoupling, C_s

The APA2175 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD+N) is as low as possible. Power supply decoupling also prevents the oscillations being caused by long lead length between the amplifier and the speaker.

The optimum decoupling is achieved by using two different types of capacitors that target on different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low

equivalent-series-resistance (ESR) ceramic capacitor, typically $0.1\mu\text{F}$, is placed as close as possible to the device VDD lead for the best performance. For filtering lower frequency noise signals, a large aluminum electrolytic capacitor of $10\mu\text{F}$ or greater placed near the audio power amplifier is recommended.

Charge Pump Bypass Capacitor, C_{CPB}

The bypass capacitor (C_{CPB}) relates with the charge pump switching transient. The capacitor's value is same as flying capacitor ($2.2\mu\text{F}$). Place it close to the PVDD and PGND.

Charge Pump Flying Capacitor, C_{CPF}

The flying capacitor affects the load transient of the charge pump. If the capacitor's value is too small, then that will degrade the charge pump's current driver capability and the performance of line drive amplifier.

Increasing the flying capacitor's value will improve the load transient of charge pump. It is recommended using the low ESR ceramic capacitors (X7R type is recommended) above $2.2\mu\text{F}$.

Charge Pump Output Capacitor, C_{CPO}

The output capacitor's value affects the power ripple directly at $CV_{SS} (V_{SS})$. Increasing the value of output capacitor reduces the power ripple. The ESR of output capacitor affects the load transient of $CV_{SS} (V_{SS})$. Lower ESR and greater than $2.2\mu\text{F}$ ceramic capacitor is a recommendation.

Layout Consideration




Figure 2. TQFN4x4-20B Layout Recommendation


Application Information (Cont.)

Layout Consideration (Cont.)

1. All components should be placed close to the APA2175.
For example, the input capacitor (C_i) should be close to APA2175's input pins to avoid causing noise coupling to APA2175's high impedance inputs; the decoupling capacitor (C_s) should be placed by the APA2175's power pin to decouple the power rail noise.
2. The output traces should be short and wide (>20mil).
3. The input trace should be short and symmetric.
4. The power trace width should be greater than 20mil.
5. The TQFN Thermal PAD should be soldered on PCB, and the ground plane needs soldered mask (to avoid short circuit) except the Thermal PAD area.

Package Information

TQFN4x4-20B




SYMBOL	TQFN4x4-20B			
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	0.70	0.80	0.028	0.031
A1	0.00	0.05	0.000	0.002
A3	0.20 REF		0.008 REF	
b	0.18	0.30	0.008	0.012
D	3.90	4.10	0.154	0.161
D2	2.00	2.70	0.079	0.106
E	3.90	4.10	0.154	0.161
E2	2.00	2.70	0.079	0.106
e	0.50 BSC		0.020 BSC	
L	0.35	0.45	0.014	0.018
K	0.20		0.008	

Note : 1. Followed from JEDEC MO-220 VGGD-5.

Package Information

TSSOP-16




SYMBOL	TSSOP-16			
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A		1.20		0.047
A1	0.05	0.15	0.002	0.006
A2	0.80	1.05	0.031	0.041
b	0.19	0.30	0.007	0.012
c	0.09	0.20	0.004	0.008
D	4.90	5.10	0.193	0.201
E	6.20	6.60	0.244	0.260
E1	4.30	4.50	0.169	0.177
e	0.65 BSC		0.026 BSC	
L	0.45	0.75	0.018	0.030
θ	0°	8°	0°	8°

Note : 1. Follow from JEDEC MO-153 AB.

2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.

3. Dimension "E1" does not include inter-lead flash or protrusions. Inter-lead flash and protrusions shall not exceed 10 mil per side.

Carrier Tape & Reel Dimensions



Application	A	H	T1	C	d	D	W	E1	F
TQFN4x4-20B	330.0 ±0.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0 ±0.30	1.75 ±0.10	5.5 ±0.05
	P0	P1	P2	D0	D1	T	A0	B0	K0
	4.0 ±0.10	8.0 ±0.10	2.0 ±0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	4.30 ±0.20	4.30 ±0.20	1.30 ±0.20
Application	A	H	T1	C	d	D	W	E1	F
TSSOP-16	330.0 ±0.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0 ±0.30	1.75 ±0.10	5.50 ±0.05
	P0	P1	P2	D0	D1	T	A0	B0	K0
	4.00 ±0.10	8.00 ±0.10	2.00 ±0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	6.90 ±0.20	5.40 ±0.20	1.60 ±0.20


(mm)

Devices Per Unit


Package Type	Unit	Quantity
TQFN4x4-20B	Tape & Reel	3000
TSSOP-16	Tape & Reel	2500

Taping Direction Information


TQFN4x4-20B



TSSOP-16



Classification Profile



Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Preheat & Soak		
Temperature min (T_{smin})	100 °C	150 °C
Temperature max (T_{smax})	150 °C	200 °C
Time (T_{smin} to T_{smax}) (t_s)	60-120 seconds	60-120 seconds
Average ramp-up rate (T_{smax} to T_p)	3 °C/second max.	3°C/second max.
Liquidous temperature (T_L)	183 °C	217 °C
Time at liquidous (t_L)	60-150 seconds	60-150 seconds
Peak package body Temperature (T_p)*	See Classification Temp in table 1	See Classification Temp in table 2
Time (t_p)** within 5°C of the specified classification temperature (T_c)	20** seconds	30** seconds
Average ramp-down rate (T_p to T_{smax})	6 °C/second max.	6 °C/second max.
Time 25°C to peak temperature	6 minutes max.	8 minutes max.
* Tolerance for peak profile Temperature (T_p) is defined as a supplier minimum and a user maximum.		
** Tolerance for time at peak profile temperature (t_p) is defined as a supplier minimum and a user maximum.		

Classification Reflow Profiles (Cont.)

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package Thickness	Volume mm ³ <350	Volume mm ³ ≥350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ T _j =125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
TCT	JESD-22, A104	500 Cycles, -65°C~150°C
HBM	MIL-STD-883-3015.7	VHBM 2KV
MM	JESD-22, A115	VMM 200V
Latch-Up	JESD 78	10ms, 1 _{tr} 100mA

Customer Service

Anpec Electronics Corp.

Head Office :

No.6, Dusing 1st Road, SBIP,
Hsin-Chu, Taiwan
Tel : 886-3-5642000
Fax : 886-3-5642050

Taipei Branch :

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd.,
Sindian City, Taipei County 23146, Taiwan
Tel : 886-2-2910-3838
Fax : 886-2-2917-3838