


SN54LS594, SN54LS599, SN74LS594, SN74LS599 8-BIT SHIFT REGISTERS WITH OUTPUT LATCHES


D2747, JUNE 1983 — REVISED MARCH 1988

- 8-Bit Serial-In, Parallel-Out Shift Registers with Storage
- Choice of Output Configurations:
'LS594 ... Buffered
'LS599 ... Open-Collector
- Guaranteed Shift Frequency:
DC to 20 MHz
- Independent Direct-Overriding Clears on Shift and Storage Registers
- Independent Clocks for Both Shift and Storage Registers

SN54LS594, SN54LS599 ... J OR W PACKAGE
SN74LS594, SN74LS599 ... N PACKAGE
(TOP VIEW)



SN54LS594, SN54LS599 ... FK PACKAGE
(TOP VIEW)




NC — No internal connection

description

These devices each contain an 8-bit D-type storage register. The storage register has buffered ('LS594) or open-collector ('LS599) outputs. Separate clocks and direct-overriding clears are provided on both the shift and storage registers. A shift output (Q_H') is provided for cascading purposes.

Both the shift register and the storage register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the shift register will always be one clock pulse ahead of the storage register.

schematics of inputs and outputs



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS


POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-989

2
TTL Devices

SN54LS594, SN54LS599, SN74LS594, SN74LS599 8-BIT SHIFT REGISTERS WITH OUTPUT LATCHES

logic diagram (positive logic)




Pin numbers shown are for J, N, and W packages.

2

TTL Devices

SN54LS594, SN54LS599, SN74LS594, SN74LS599 8-BIT SHIFT REGISTERS WITH OUTPUT LATCHES

logic symbols†



†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for J, N, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage	7 V
Off-state output voltage	5.5 V
Operating free-air temperature range: SN54LS594, SN54LS599	-55°C to 125°C
SN74LS594, SN74LS599	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to the network ground terminal.

recommended operating conditions

		SN54LS'			SN74LS'			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.7			0.8	V
V_{OH}	High-level output voltage	Q_A thru Q_H , 'LS599 only		5.5	Q_A thru Q_H , 'LS594 only		5.5	V
I_{OH}	High-level output current	Q_H		-1	Q_H		-1	mA
		Q_A thru Q_H , 'LS594 only		-1	Q_A thru Q_H , 'LS599 only		-2.6	
I_{OL}	Low-level output current	Q_H		8	Q_H		16	mA
		Q		12	Q		24	
f_{SRCK}	Shift clock frequency	0		20	0		20	MHz
f_{RCK}	Register clock frequency	0		25	0		25	MHz
$t_w(SRCK)$	Duration of shift clock pulse	25			25			ns
$t_w(RCK)$	Duration of register clock pulse	20			20			ns
$t_w(SRCLR)$	Duration of shift clear pulse, low level	20			20			ns
$t_w(RCLR)$	Duration of register clear pulse, low level	35			35			ns
t_{su}	Setup time	SRCLR inactive before SRCK↑		20	SRCLR inactive before SRCK↑		20	ns
		SER before SRCK↑		20	SER before SRCK↑		20	
		SRCK↑ before RCK↑ (see Note 2)		40	SRCK↑ before RCK↑ (see Note 2)		40	
		SRCLR low before RCK↑		40	SRCLR low before RCK↑		40	
		RCLR high before RCK↑		20	RCLR high before RCK↑		20	
t_h	Hold time	SER after SRCK↑		0	SER after SRCK↑		0	ns
T_A	Operating free-air temperature	-55		125	0		70	°C

NOTE 2: This setup time ensures the register will see stable data from the shift-register outputs. The clocks may be connected together, in which case the storage register state will be one clock pulse behind the shift register.

SN54LS594, SN54LS599, SN74LS594, SN74LS599

8-BIT SHIFT REGISTERS WITH OUTPUT LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS †	SN54LS*		SN74LS*		UNIT		
		MIN	TYP ‡	MAX	MIN		TYP ‡	MAX
V_{IK}	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$	-1.5		-1.5		V		
V_{OH}	'LS594 Q Q _H '	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = \text{MAX}$	$I_{OH} = -1 \text{ mA}$	2.4	3.2		V	
			$I_{OH} = -2.6 \text{ mA}$			2.4		3.1
			$I_{OH} = -1 \text{ mA}$	2.4	3.2	2.4		3.2
I_{OH}	'LS599 Q	$V_{CC} = \text{MIN}, V_{OH} = 5.5 \text{ V}, V_{IH} = 2 \text{ V}, V_{IL} = \text{MAX}$	0.1		0.1		mA	
V_{OL}	Q Q _H '	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = \text{MAX}$	$I_{OL} = 12 \text{ mA}$	0.25	0.4	0.25	0.4	V
			$I_{OL} = 24 \text{ mA}$			0.35	0.5	
			$I_{OL} = 8 \text{ mA}$	0.25	0.4	0.25	0.4	
			$I_{OL} = 16 \text{ mA}$			0.35	0.5	
I_I		$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$	0.1		0.1		mA	
I_{IH}		$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$	20		20		μA	
I_{IL}	SER	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$	-0.4		-0.4		mA	
	All others		-0.2		-0.2			
$I_{OS} §$	'LS594 Q	$V_{CC} = \text{MAX}, V_O = 0$	-30	-130	-30	-130	mA	
	Q _H '		-20	-100	-20	-100		
I_{CCH}	'LS594	$V_{CC} = \text{MAX},$ All possible inputs grounded, All outputs open	34	50	34	50	mA	
	'LS599		30	45	30	45		
I_{CCL}	'LS594		42	65	42	65	mA	
	'LS599		38	55	38	55		

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$, (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS594			'LS599			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
t_{PLH}	SRCK↑	Q _H '	$R_L = 1 \text{ k}\Omega, C_L = 30 \text{ pF}$	12		18	12		18	ns
t_{PHL}				15		23	17		25	
t_{PLH}	RCK↑	Q _A thru Q _H	$R_L = 667 \Omega, C_L = 45 \text{ pF}$	12		18	28		42	ns
t_{PHL}				20		30	24		35	
t_{PHL}	SRCLR↓	Q _H '	$R_L = 1 \text{ k}\Omega, C_L = 30 \text{ pF}$	22		33	24		35	ns
t_{PHL}	RCLR↓	Q _A thru Q _H	$R_L = 667 \Omega, C_L = 45 \text{ pF}$	38		57	40		60	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

2
TTL Devices