



Quad TTL-to-MECL Translator

ELECTRICALLY TESTED PER:
MIL-M-38510/06301

The 10524 is a quad translator for interfacing data and control signals between a saturated logic section and the MECL section of digital systems. The MECL 10524 has TTL compatible inputs, and MECL complementary open-emitter outputs that allow use as an inverting/non-inverting translator or as a differential line driver. When the common strobe input is at the logic low level, it forces all true outputs to a MECL low logic state and all inverting outputs to a MECL high logic state.

Power supply requirements are ground, + 5.0 Volts, and - 5.2 Volts. Propagation delay of the 10524 is typically 3.5 ns. The dc levels are standard or Schottky TTL in, MECL 10,000 out.

An advantage of this device is that TTL level information can be transmitted differentially, via balanced twisted pair lines, to the MECL equipment, where the signal can be received by the 10515 or 10516 differential receivers. The 10524 is useful in computers, instrumentation, peripheral controllers, test equipment, and digital communication systems.

- 205 mW Max/Pkg (No Load)
- $t_{pd} = 3.5$ ns typ (1.5 Vdc in to 50% out)
- $t_r, t_f = 2.5$ ns typ (20% - 80%)

3

PIN ASSIGNMENTS

FUNCTION	DIL	FLATS	LCC	BURN-IN (CONDITION C)
B _{OUT}	1	5	2	50 Ω to V _{TT}
A _{OUT}	2	6	3	51 Ω to V _{TT}
\overline{B} _{OUT}	3	7	4	50 Ω to V _{TT}
\overline{A} _{OUT}	4	8	5	50 Ω to V _{TT}
A _{IN}	5	9	7	V _{CC}
Common Strobe	6	10	8	V _{CC}
B _{IN}	7	11	9	V _{CC}
VEE	8	12	10	VEE
V _{CC}	9	13	12	V _{CC}
C _{IN}	10	14	13	V _{CC}
D _{IN}	11	15	14	V _{CC}
\overline{C} _{OUT}	12	16	15	51 Ω to V _{TT}
\overline{D} _{OUT}	13	1	17	51 Ω to V _{TT}
D _{OUT}	14	2	18	51 Ω to V _{TT}
C _{OUT}	15	3	19	GND
GND	16	4	20	GND

BURN - IN CONDITIONS:

V_{TT} = - 2.0 V MAX/ - 2.2 V MIN

VEE = - 5.7 V MAX/ - 5.2 V MIN

Military 10524




AVAILABLE AS


- 1) JAN: JM 38510/06301
 - 2) SMD: N/A
 - 3) 883: 10524/BXAJC
- X = CASE OUTLINE AS FOLLOWS:

PACKAGE: CERDIP: E
 CERFLAT: F
 LCC: 2


The letter "M" appears before the slash on LCC.



LOGIC DIAGRAM



10524



3

NOTES

1. Unused outputs should be loaded 100 Ω to ground.
2. $t_{THL} = t_{TLH} = 5.5 \text{ ns} \pm 0.5 \text{ ns}$ (10% - 90%).
3. $t_p = 40 \text{ ns} \pm 2.0 \text{ ns}$.
4. $Z_{OUT} \approx 50 \Omega$.
5. $C_L = \text{Jig and stray capacitance} \leq 5.0 \text{ pF}$.




Figure 1. Switching Test Circuit and Waveforms

NOTES

1. 50 Ω termination to ground located in each scope channel input.
2. All input and output cables to the scope are equal lengths of 50 Ω coaxial cable. Wire length should be < 1/4 inch from TPIN to input pin and TPOUT to output pin.

10524 QUIESCENT LIMIT TABLE *

*** ELECTRICAL CHARACTERISTICS**

Each MECL 10K series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100 Ω resistor to - 2.0 volts.

Test Temperature	Test Voltage Values (Volts)							
	V _{IH1}	V _{IL1}	V _{ITL}	V _{ITH}	V _{ICH}	V _{GG}	V _{EE}	V _{EEL}
T _A = 25 °C	+ 2.4	+ 0.4	+ 1.10	+ 1.80	+ 7.0	+ 2.0	- 5.2	- 3.2
T _A = 125 °C	+ 2.4	+ 0.4	+ 0.80	+ 1.80	+ 7.0	+ 2.0	- 5.2	- 3.2
T _A = - 55 °C	+ 2.4	+ 0.4	+ 1.10	+ 2.00	+ 7.0	+ 2.0	- 5.2	- 3.2

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW									
		+ 25 °C		+ 125 °C		- 55 °C			Pinouts referenced are for DIL package, check Pin Assignments V _{CC} = 5.0 V, I _{IN} = 10 mA, Output Load = 100 Ω to - 2.0 V									
Functional Parameters:		Subgroup 1	Subgroup 2	Subgroup 3	Subgroup 1	Subgroup 2	Subgroup 3		V _{IH1}	V _{IL1}	V _{ITH}	V _{ITL}	I _{IN}	GND	V _{EE}	V _{CC}	P. U. T.	
V _{OH}	High Output Voltage	Min - 0.93 Max - 0.76	Min - 0.825 Max - 0.63	Min - 1.08 Max - 0.88				V	5, 6, 7, 10, 11	6				16	8	9	1 - 4, 12 - 15	
V _{OL}	Low Output Voltage	Min - 1.85 Max - 1.62	Min - 1.82 Max - 1.545	Min - 1.92 Max - 1.655				V	5, 6, 7, 10, 11	6				16	8	9	1 - 4, 12 - 15	
V _{OH1}	High Output Voltage	Min - 0.95 Max - 1.60	Min - 0.845 Max - 1.525	Min - 1.10 Max - 1.635				V	5, 6, 7, 10, 11		5, 6, 7, 10, 11	5, 6, 7, 10, 11		16	8	9	1 - 4, 12 - 15	
I _{EE}	Power Supply Current	Min - 66 Max - 73	Min - 73 Max - 85	Min - 73 Max - 85				mA						16	8	9	8	
I _{IH1}	Input Current High	Min - 50 Max - 3.2	Min - 5.5 Max - 3.2	Min - 3.2 Max - 3.2				μA	5, 7, 10, 11					6, 16	8	9	5, 7, 10, 11	
I _{IL1}	Input Current Low	Min - 200 Max - 12.8	Min - 22 Max - 12.8	Min - 12.8 Max - 12.8				mA	6	5, 7, 10, 11				16	8	9	5, 7, 10, 11	
I _{IH2}	Input Current High	Min - 340 Max - 1.5	Min - 340 Max - 1.5	Min - 340 Max - 1.5				μA	6					5, 7, 10, 11, 16	8	9	6	
I _{IL2}	Input Current Low	Min - 16 Max - 5.7	Min - 16 Max - 5.7	Min - 16 Max - 5.7				mA	6					16	8	9	6	
V _{IC}	Input Clamp Voltage	Min - 1.5 Max - 5.7	Min - 1.5 Max - 5.7	Min - 1.5 Max - 5.7				V					5 - 7, 10, 11	16	8	9	5 - 7, 10, 11	

10524 QUIESCENT LIMIT TABLE *

* ELECTRICAL CHARACTERISTICS

Each MECL 10K series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100 Ω resistor to - 2.0 volts.

Test Temperature	Test Voltage Values (Volts)									
	V _{IH1}	V _{IL1}	V _{ITL}	V _{rTH}	V _{CCH}	V _{GG}	V _{EE}	V _{VEE}		
T _A = 25 °C	+ 2.4	+ 0.4	+ 1.10	+ 1.80	+ 7.0	+ 2.0	- 5.2	- 3.2		
T _A = 125 °C	+ 2.4	+ 0.4	+ 0.80	+ 1.80	+ 7.0	+ 2.0	- 5.2	- 3.2		
T _A = - 55 °C	+ 2.4	+ 0.4	+ 1.10	+ 2.00	+ 7.0	+ 2.0	- 5.2	- 3.2		

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW									
		+ 25 °C		+ 125 °C		- 55 °C			Pinouts referenced are for DIL package, check Pin Assignments V _{CC} = 5.0 V, I _{IN} = 1.0 mA, Output Load = 100 Ω to - 2.0 V									
Functional Parameters:		Subgroup 1		Subgroup 2		Subgroup 3												
		Min	Max	Min	Max	Min	Max		V _{IH1}	V _{IL1}	V _{rTH}	V _{ITL}	I _{IN}	V _{CC}	V _{EE}	V _{VEE}	P. U. T.	
I _{CCL} I _{CCH}	Positive Power Supply Current Drain		25 16		28 18		28 18							5, 7, 10, 11, 16	8	5 - 7, 9, 10, 11	9	
BV _{IN}	Input Break-down Voltage	5.5		5.5		5.5		V		6			5 - 7, 10, 11	16	8	9	5 - 7, 10, 11	

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW									
		+ 25 °C		+ 125 °C		- 55 °C			Pinouts referenced are for DIL package, check Pin Assignments V _{CC} = 5.0 V, I _{IN} = - 10 mA or - 20 mA Output Load = 100 Ω to GND									
Functional Parameters:		Subgroup 9		Subgroup 10		Subgroup 11												
		Min	Max	Min	Max	Min	Max		V _{IN}	V _{OUT}	V _{CCH}	V _{VEE}	V _{GG}	+ 6.0 V	P. U. T.			
t _{TLH}	Rise Time	1.1	3.9	1.0	5.0	1.0	5.0	ns	5, 7, 10, 11	1 - 4, 12 - 15	9	8	16	6	1 - 4 12 - 15			
t _{THL}	Fall Time	1.1	3.9	1.0	5.0	1.0	5.0	ns	5, 7, 10, 11	1 - 4, 12 - 15	9	8	16	6	1 - 4 12 - 15			
t _{pHL}	Propagation Delay High to Low	1.0	6.0	1.0	8.0	1.0	8.0	ns	5, 7	1 - 4, 10, 11	9, 12 - 15	8	16	6	1 - 4 12 - 15			
t _{pLH}	Propagation Delay Low to High	1.0	6.0	1.0	8.0	1.0	8.0	ns	5, 7	1 - 4, 10, 11	9, 12 - 15	8	16	6	1 - 4 12 - 15			

