

SN54AS286, SN74AS286 **9-BIT PARITY GENERATORS/CHECKER** **WITH BUS DRIVER PARITY I/O PORT**

D2809, DECEMBER 1983—REVISED AUGUST 1985

- Generates Either Odd or Even Parity for Nine Data Lines
- Cascadable for n-Bits Parity
- Direct Bus Connection for Parity Generation or for Checking by Using the Parity I/O Port
- Glitch-Free Bus During Power Up/Down
- Package Options Include both Plastic and Ceramic Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


The SN54AS286 and SN74AS286 universal nine-bit parity generators/checkers feature a local output for parity checking and a 48-milliampere bus-driving parity I/O port for parity generation/checking. The word-length capability is easily expanded by cascading.

The $\overline{\text{XMIT}}$ control input is implemented specifically to accommodate cascading. When $\overline{\text{XMIT}}$ is low the parity tree is disabled and PE will remain at a high logic level regardless of the input levels. When $\overline{\text{XMIT}}$ is high the parity tree is enabled. The Parity Error output will indicate a parity error when either an even number of inputs (A through I) are high and Parity I/O is forced to a low logic level, or when an odd number of inputs are high and Parity I/O is forced to a high logic level.


The I/O control circuitry was designed so that the I/O port will remain in the high-impedance state during power-up or power-down to prevent bus glitches.

The SN54AS286 is characterized for operation over the full military range of -55°C to 125°C . The SN74AS286 is characterized for operation from 0°C to 70°C .

SN54AS286 . . . J PACKAGE
 SN74AS286 . . . D OR N PACKAGE



SN54AS286 . . . FK PACKAGE
 SN74AS286 . . . FN PACKAGE



NC No internal connection

2

LSI Devices


SN54AS286, SN74AS286 **9-BIT PARITY GENERATORS/CHECKER** **WITH BUS DRIVER PARITY I/O PORT**

FUNCTION TABLE


NUMBER OF INPUTS (A THRU I) THAT ARE HIGH	$\overline{\text{XMIT}}$	PARITY I/O	PARITY ERROR
0, 2, 4, 6, 8	L	H	H
1, 3, 5, 7, 9	L	L	H
0, 2, 4, 6, 8	h	h	H
	h	L	L
1, 3, 5, 7, 9	h	h	L
	h	L	H

h — high input level
H — high output level
l — low input level
L — low output level

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for D, J, and N packages.

absolute maximum ratings over operating free-air temperature range

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range: SN54AS286	–55°C to 125°C
SN74AS286	0°C to 70°C
Storage temperature	–65°C to 140°C

recommended operating conditions

		SN54AS286			SN74AS286			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{OH}	High-level output current			–2			–2	mA
				–12			–15	
I_{OL}	Low-level output current			20			20	mA
				32			48	
T_A	Operating free-air temperature	–55		125	0		70	°C

SN54AS286, SN74AS286
9-BIT PARITY GENERATORS/CHECKER
WITH BUS DRIVER PARITY I/O PORT

electrical characteristics over recommended free-air temperature range
(unless otherwise noted)

PARAMETER		TEST CONDITIONS	SN54AS286			SN74AS286			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}		V _{CC} = 4.5 V, I _I = -18 mA	-1.2			-1.2			V
V _{OH}	All outputs	V _{CC} = 4.5 V to 5.5 V, I _{OH} = -2 mA	V _{CC} - 2			V _{CC} - 2			V
	Parity I/O	V _{CC} = 4.5 V, I _{OH} = -3 mA	2.4	2.9		2.4	3		
		V _{CC} = 4.5 V, I _{OH} = -12 mA	2.4						
V _{OL}		V _{CC} = 4.5 V, I _{OH} = -15 mA				2.5			V
	Parity error	V _{CC} = 4.5 V, I _{OL} = 20 mA	0.35	0.5		0.35	0.5		
	Parity I/O	V _{CC} = 4.5 V, I _{OL} = 32 mA	0.5						
		V _{CC} = 4.5 V, I _{OL} = 48 mA				0.5			
I _I	Parity I/O	V _{CC} = 5.5 V, V _I = 5.5 V	0.1			0.1			mA
	All other inputs	V _{CC} = 5.5 V, V _I = 7 V	0.1			0.1			
I _{IH}	Parity I/O‡	V _{CC} = 5.5 V, V _I = 2.7 V	50			50			μA
	All other inputs		20			20			
I _{IL}	Parity I/O‡	V _{CC} = 5.5 V, V _I = 0.4 V	0.5			-0.5			mA
	All other inputs		0.5			-0.5			
I _O §		V _{CC} = 5.5 V, V _O = 2.25 V	-30	-112		-30	-112		mA
I _{CC}	Transmit	V _{CC} = 5.5 V	30	43		30	43		mA
	Receive		35	50		35	50		

[†]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡]For I/O ports, the parameters I_{IH} and I_{IL} include the off-state current.

[§]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MIN to MAX				UNIT
			SN54AS286		SN74AS286		
			MIN	MAX	MIN	MAX	
t _{PLH}	Any A thru I	Parity I/O	3	17	3	15	ns
t _{PHL}			3	15	3	14	
t _{PLH}	Any A thru I	Parity error	3	20	3	16.5	ns
t _{PHL}			3	18	3	16.5	
t _{PLH}	Parity I/O	Parity error	3	10	3	9	ns
t _{PHL}			3	10	3	9	
t _{PZH}	$\overline{\text{XMIT}}$	Parity I/O	3	14	3	13	ns
t _{PZL}			3	17	3	16	
t _{PHZ}			3	13	3	11.5	
t _{PLZ}			3	11	3	10	

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

2
LSI Devices

SN54AS286, SN74AS286
9-BIT PARITY GENERATORS/CHECKER
WITH BUS DRIVER PARITY I/O PORT

2 LSI Devices

TYPICAL APPLICATION DATA




FIGURE 1. 32-BIT PARITY GENERATOR/CHECKER

Figure 1 shows a 32-bit parity generator/checker with output polarity-switching, parity error detection, and parity on every byte.

SN54AS286, SN74AS286
9-BIT PARITY GENERATORS/CHECKER
WITH BUS DRIVER PARITY I/O PORT

TYPICAL APPLICATION DATA




FIGURE 2. 90-BIT PARITY GENERATOR/CHECKER WITH PARITY ERROR DETECTION

In Figure 2, a 90-bit parity generator/checker with the $\overline{\text{XMIT}}$ on the last stage is available for use with parity detection.

2

LSI Devices