

Data sheet	
status	Preliminary specification
code	
date of issue	March 1990

TDA8703/TDA8703T

8-bit high-speed analog-to-digital converter

FEATURES

- 8-bit resolution
- Sampling rate up to 40 MHz
- High signal-to-noise ratio over a large analog input frequency range (7.1 effective bits at 4.43 MHz full-scale input)
- Binary or two's complement 3-state TTL outputs
- Overflow/underflow 3-state TTL output
- TTL compatible digital inputs
- Low-level AC clock input signal allowed
- Internal reference voltage generator
- Power dissipation only 290 mW (typical)
- Low analog input capacitance, no buffer amplifier required
- No sample and hold circuit required

APPLICATIONS

- High-speed analog-to-digital conversion for:
 - video data digitizing
 - radar pulse analysis
 - transient signal analysis
 - high energy physics research
 - $\Sigma\Delta$ modulators

DESCRIPTION

The TDA8703 is a monolithic bipolar 8-bit high-speed analog-to-digital converter (ADC) for video and other applications. It converts the analog input signal into 8-bit binary-coded digital words at a maximum sampling rate of 40 MHz. All digital inputs and outputs are TTL compatible, although a low-level AC clock input signal is allowed.

ORDERING AND PACKAGE INFORMATION

EXTENDED TYPE NUMBER	PACKAGE			
	PINS	PIN POSITION	MATERIAL	CODE
TDA8703	24	DIL	plastic	SOT101
TDA8703T	24	SO24	plastic	SOT137A

8-bit high-speed analog-to-digital converter

TDA8703/TDA8703T

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{CCA}	analog supply voltage		4.5	5.0	5.5	V
V_{CCD}	digital supply voltage		4.5	5.0	5.5	V
V_{CCO}	output stages supply voltage		4.5	5.0	5.5	V
I_{CCA}	analog supply current		-	28	36	mA
I_{CCD}	digital supply current		-	19	25	mA
I_{CCO}	output stages supply current		-	11	14	V
ILE	DC integral linearity error		-	-	± 1	LSB
DLE	DC differential linearity error		-	-	$\pm 1/2$	LSB
AILE	AC integral linearity error	note 1	-	-	± 2	LSB
B	-3 dB bandwidth	note 2; $f_{CLK} = 40$ MHz	-	19.5	-	MHz
$f_{CLK}/\overline{f_{CLK}}$	maximum conversion rate	note 3	40	-	-	MHz
P_{tot}	total power dissipation		-	290	415	mW

Notes to the Quick Reference Data

1. Full-scale sine wave ($f_i = 4.4$ MHz; $f_{CLK}/\overline{f_{CLK}} = 27$ MHz).
2. The -3 dB bandwidth is determined by the 3 dB reduction in the reconstructed output (full-scale signal at input).
3. The circuit has two clock inputs CLK and \overline{CLK} . There are four modes of operation:
 - TTL (mode 1); \overline{CLK} decoupled to DGND by a capacitor. CLK input is TTL threshold voltage of 1.5 V and sampling on the LOW-to-HIGH transition of the input clock signal.
 - TTL (mode 2); CLK decoupled to DGND by a capacitor. \overline{CLK} input is TTL threshold voltage of 1.5 V and sampling on the HIGH-to-LOW transition of the input clock signal.
 - AC drive modes (modes 3 and 4): When driving the CLK input directly and with any AC signal of 0.5 V (peak-to-peak value) imposed on a DC level of 1.5 V, sampling takes place on the LOW-to-HIGH transition of the clock signal. When driving the \overline{CLK} input with such a signal, sampling takes place on the HIGH-to-LOW transition.

If one of the clock inputs is not driven, then it is recommended to decouple this input to DGND with a 100 nF capacitor.

8-bit high-speed analog-to-digital converter

TDA8703/TDA8703T





Fig.1 Block diagram.

8-bit high-speed analog-to-digital converter

TDA8703/TDA8703T

PIN CONFIGURATION



PINNING

SYMBOL	PIN	DESCRIPTION
D1	1	data output, bit 1
D0	2	data output, bit 0 (LSB)
AGND	3	analog ground
V _{RB}	4	reference voltage bottom (decoupling)
DEC	5	decoupling input (internal stabilization loop decoupling)
n.c.	6	not connected
V _{CCA}	7	positive supply voltage for analog circuits (+5 V)
V _I	8	analog voltage input
V _{RT}	9	reference voltage top (decoupling)
n.c.	10	not connected
O/UF	11	overflow/underflow data output
D7	12	data output, bit 7 (MSB)
D6	13	data output, bit 6
D5	14	data output, bit 5
D4	15	data output, bit 4
CLK	16	clock input
CLK	17	complementary clock input
V _{CCD}	18	positive supply voltage for digital circuits (+5 V)
V _{CCO}	19	positive supply voltage for output stages (+5 V)
DGND	20	digital ground
TC	21	input for two's complement output (TTL level input, active LOW)
C _E	22	chip enable input (TTL level input, active LOW)
D3	23	data output, bit 3
D2	24	data output, bit 2

8-bit high-speed analog-to-digital converter**TDA8703/TDA8703T****LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{CCA}	analog supply voltage range		-0.3	7.0	V
V_{CCD}	digital supply voltage range		-0.3	7.0	V
V_{CCO}	output stages supply voltage		-0.3	7.0	V
$V_{CCA} - V_{CCD}$	supply voltage differences		-1.0	1.0	V
$V_{CCO} - V_{CCD}$	supply voltage differences		-1.0	1.0	V
$V_{CCA} - V_{CCO}$	supply voltage differences		-1.0	1.0	V
V_{VI}	input voltage range	referenced to AGND	-0.3	7.0	V
$V_{CLK(p-p)}$ / $V_{CLK(p-p)}$	AC input voltage for switching (peak-to-peak value)	see note; referenced to DGND	-	2.0	V
I_O	output current		-	+ 10	mA
T_{stg}	storage temperature range		-55	+ 150	°C
T_{amb}	operating ambient temperature range		0	+ 70	°C
T_J	junction temperature		-	+ 125	°C

Notes to the Ratings

The circuit has two clock inputs CLK and \overline{CLK} . There are four modes of operation:

- TTL (mode 1): CLK decoupled to DGND by a capacitor. CLK input is TTL threshold voltage of 1.5 V and sampling on the LOW-to-HIGH transition of the input clock signal.
- TTL (mode 2): CLK decoupled to DGND by a capacitor. \overline{CLK} input is TTL threshold voltage of 1.5 V and sampling on the HIGH-to-LOW transition of the input clock signal.
- AC drive modes (modes 3 and 4): When driving the CLK input directly and with any AC signal of 0.5 V (peak-to-peak value) imposed on a DC level of 1.5 V, sampling takes place on the LOW-to-HIGH transition of the clock signal. When driving the \overline{CLK} input with such a signal, sampling takes place on the HIGH-to-LOW transition.

If one of the clock inputs is not driven, then it is recommended to decouple this input to DGND with a 100 nF capacitor.

THERMAL RESISTANCE

SYMBOL	PACKAGE	TYP.	UNIT
$R_{th\ j-a}$	SOT101	+ 55	K/W
$R_{th\ j-a}$	SOT137A	+ 75	K/W

HANDLING

Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling integrated circuits.

8-bit high-speed analog-to-digital converter

TDA8703/TDA8703T

CHARACTERISTICS (see Tables 1 and 2)

$V_{CCA} = V_7 - V_3 = 4.5 \text{ V to } 5.5 \text{ V}$; $V_{CCD} = V_{18} - V_{20} = 4.5 \text{ V to } 5.5 \text{ V}$; $V_{CCO} = V_{19} - V_{20} = 4.5 \text{ V to } 5.5 \text{ V}$; AGND and DGND shorted together; $V_{CCA} - V_{CCD} = -0.5 \text{ V to } +0.5 \text{ V}$; $V_{CCO} - V_{CCD} = -0.5 \text{ V to } +0.5 \text{ V}$; $V_{CCA} - V_{CCD} = -0.5 \text{ V to } +0.5 \text{ V}$; $T_{\text{amb}} = 0 \text{ }^\circ\text{C to } +70 \text{ }^\circ\text{C}$; unless otherwise specified (typical values measured at $V_{CCA} = V_{CCD} = V_{CCO} = 5.0 \text{ V}$ and $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies						
V_{CCA}	analog supply voltage		4.5	5.0	5.5	V
V_{CCD}	digital supply voltage		4.5	5.0	5.5	V
V_{CCO}	output stages supply voltage		4.5	5.0	5.5	V
I_{CCA}	analog supply current		-	28	36	mA
I_{CCD}	digital supply current		-	19	25	mA
I_{CCO}	output stage supply current	all outputs LOW	-	11	14	mA
Inputs						
CLOCK INPUT $\overline{\text{CLK}}$ AND $\overline{\text{CLK}}$ (note 1; referenced to DGND)						
V_{iL}	input voltage LOW		0	-	0.8	V
V_{iH}	input voltage HIGH		2.0	-	V_{CCD}	V
I_{iL}	input current LOW	$V_{\overline{\text{CLK}}}/V_{\overline{\text{CLK}}} = 0.4 \text{ V}$	-400	-	-	μA
I_{iH}	input current HIGH	$V_{\overline{\text{CLK}}}/V_{\overline{\text{CLK}}} = 0.4 \text{ V}$ $V_{\overline{\text{CLK}}}/V_{\overline{\text{CLK}}} = V_{CCD}$	-	-	100 300	μA μA
Z_o	input impedance	$f_{\overline{\text{CLK}}}/f_{\overline{\text{CLK}}} = 10 \text{ MHz}$	-	4	-	k Ω
C	input capacitance	$f_{\overline{\text{CLK}}}/f_{\overline{\text{CLK}}} = 10 \text{ MHz}$	-	4.5	-	pF
$\frac{V_{\overline{\text{CLK}}(p-p)}}{V_{\overline{\text{CLK}}(p-p)}}$	AC input voltage for switching (peak-to-peak value)	note 1: DC level = 1.5 V	0.5	-	2.0	V
INPUTS $\overline{\text{TC}}$ AND $\overline{\text{CE}}$ (referenced to DGND)						
V_{iL}	input voltage LOW		0	-	0.8	V
V_{iH}	input voltage HIGH		2.0	-	V_{CCD}	V
I_{iL}	input current LOW	$V_{iL} = 0.4 \text{ V}$	-400	-	-	μA
I_{iH}	input current HIGH	$V_{iH} = 2.7 \text{ V}$	-	-	20	μA
V_I (analog input voltage referenced to AGND)						
V_{v1}	input voltage	output code = 0 output code = 255	1.54 3.3	1.61 3.4	1.69 3.5	V V
$V_{v(p-p)}$	input voltage amplitude (peak-to-peak value)		1.72	1.79	1.85	V
I_{-}	input current LOW	$V_{v1} = 1.4 \text{ V}$	-	0	-	μA
I_{+}	input current HIGH	$V_{v1} = 3.6 \text{ V}$	60	120	180	μA
Z_o	input impedance	$f_i = 1 \text{ MHz}$	-	10	-	k Ω
C	input capacitance	$f_i = 1 \text{ MHz}$	-	14	-	pF
Reference resistance						
R_{ref}	reference resistance	V_{RT} to V_{RB}	-	220	-	Ω

8-bit high-speed analog-to-digital converter

TDA8703/TDA8703T

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Outputs						
DIGITAL OUTPUTS (D7 – D0) (referenced to DGND)						
V_{OL}	output voltage LOW	$I_O = 1 \text{ mA}$	0	-	0.4	V
V_{OH}	output voltage HIGH	$I_O = -0.4 \text{ mA}$	2.7	-	V_{CCD}	V
I_{OZ}	output current in 3-state mode	$0.4 \text{ V} < V_O < V_{CCD}$	-20	-	20	μA
Switching characteristics (note 2; see Fig.3)						
$f_{CLK}/\overline{f_{CLK}}$	maximum clock frequency		40	-	-	MHz
Analog signal processing ($f_{CLK} = 40 \text{ MHz}$)						
B	-3 dB bandwidth	note 3	-	19.5	-	MHz
G_d	differential gain	note 4	-	0.6	-	%
ϕ_d	differential phase	note 4	-	0.8	-	deg
f_1	fundamental harmonics (full-scale)	$f_1 = 4.43 \text{ MHz}$	-	-	0	dB
f_{all}	harmonics (full-scale), all components	$f_1 = 4.43 \text{ MHz}$	-	-55	-	dB
SVR1	supply voltage ripple rejection	note 5	-	-28	-25	dB
SVR2	supply voltage ripple rejection	note 5	-	1	2.5	%/V
Transfer function ($f_{CLK} = 40 \text{ MHz}$)						
ILE	DC integral linearity error		-	-	± 1	LSB
DLE	DC differential linearity error		-	-	$\pm 1/2$	LSB
AILE	AC integral linearity error	note 6	-	-	± 2	LSB
	effective bits	$f_1 = 4.43 \text{ MHz}$	-	7.1	-	bits
Timing (note 7; see Figs 3 to 6; $f_{CLK} = 40 \text{ MHz}$)						
t_{dS}	sampling delay		-	-	2	ns
t_{HD}	output hold time		6	-	-	ns
t_{dLH}	output delay time	LOW-to-HIGH transition	-	8	10	ns
t_{dHL}	output delay time	HIGH-to-LOW transition	-	14	16	ns
t_{dZH}	3-state output delay times	enable-to-HIGH	-	19	25	ns
t_{dZL}	3-state output delay times	enable-to-LOW	-	16	20	ns
t_{dHZ}	3-state output delay times	disable-to-HIGH	-	14	20	ns
t_{dLZ}	3-state output delay times	disable-to-LOW	-	9	12	ns

8-bit high-speed analog-to-digital converter

TDA8703/TDA8703T

Notes to the characteristics

- The circuit has two clock inputs CLK and $\overline{\text{CLK}}$. There are four modes of operation:
 - TTL (mode 1); $\overline{\text{CLK}}$ decoupled to DGND by a capacitor. CLK input is TTL threshold voltage of 1.5 V and sampling on the LOW-to-HIGH transition of the input clock signal.
 - TTL (mode 2); CLK decoupled to DGND by a capacitor. $\overline{\text{CLK}}$ input is TTL threshold voltage of 1.5 V and sampling on the HIGH-to-LOW transition of the input clock signal.
 - AC drive modes (modes 3 and 4): When driving the CLK input directly and with any AC signal of 0.5 V (peak-to-peak value) imposed on a DC level of 1.5 V, sampling takes place on the LOW-to-HIGH transition of the clock signal. When driving the $\overline{\text{CLK}}$ input with such a signal, sampling takes place on the HIGH-to-LOW transition.
 - If one of the clock inputs is not driven, then it is recommended to decouple this input to DGND with a 100 nF capacitor.
- In addition to a good layout of the digital and analog ground, it is recommended that the rise and fall times of the clock must not be less than 2 ns.
- The -3 dB bandwidth is determined by the 3 dB reduction in the reconstructed output (full-scale signal at the input).
- Low frequency ramp signal ($V_{\text{VI(P-P)}} = 1.8 \text{ V}$ and $f_i = 15 \text{ kHz}$) combined with a sinewave input voltage ($V_{\text{VI(P-P)}} = 0.5 \text{ V}$, $f_i = 4.43 \text{ MHz}$) at the input.
- Supply voltage ripple rejection:
 - SVR1; variation of the input voltage producing output code 127 for supply voltage variation of 1 V:

$$\text{SVR1} = 20 \log (\Delta V_{\text{VI}(127)} \div \Delta V_{\text{CCA}})$$
 - SVR2; relative variation of the full-scale range of analog input for a supply voltage variation of 1 V:

$$\text{SVR2} = \left(\frac{\Delta(V_{\text{VI}(0)} - V_{\text{VI}(255)})}{V_{\text{VI}(0)} - V_{\text{VI}(255)}} \right) \div \Delta V_{\text{CCA}}$$
- Full-scale sinewave ($f_i = 4.4 \text{ MHz}$; $f_{\text{CLK}}/f_{\overline{\text{CLK}}} = 27 \text{ MHz}$).
- Output data acquisition
 - Output data is available after the maximum delay of t_{dHL} and t_{dLH} .
 - Output data is fully stable during the low level of the clock. Thus, it is recommended that acquisition of this data is made after the falling edge of the clock, instead of after the max (t_{dHL} , t_{dLH}).

Table 1 Output coding and input voltage (typical values; referenced to AGND)

STEP	$V_{\text{VI(P-P)}}$	O/UF	BINARY OUTPUT BITS								TWO'S COMPLEMENT OUTPUT BITS								
			D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0	
underflow	<1.65	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1.65	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	.	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0
.
.
254	.	0	1	1	1	1	1	1	1	0	0	1	1	1	1	1	1	0	
255	3.45	0	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	
overflow	>3.45	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	

Table2 Mode selection

TC	$\overline{\text{CE}}$	D7 - D0	O/UF
X	1	high impedance	high impedance
0	0	active; two's complement	active
1	0	active; binary	active

Where:

X = don't care.

8-bit high-speed analog-to-digital converter

TDA8703/TDA8703T




Fig.3 Timing diagram.




Fig.4 3-state delay timing diagram.





Fig.5 Load circuit for timing measurement; data outputs ($\overline{CE} = \text{LOW}$).

8-bit high-speed analog-to-digital converter

TDA8703/TDA8703T







Note to Fig.6

TIMING MEASUREMENT	SWITCH S1	SWITCH S2	CAPACITOR C
t_{dZH}	open	closed	15 pF
t_{dZL}	closed	open	15 pF
t_{dHZ}	closed	closed	5 pF
t_{dLZ}	closed	closed	5 pF

8-bit high-speed analog-to-digital converter

TDA8703/TDA8703T

INTERNAL PIN CONFIGURATIONS



8-bit high-speed analog-to-digital converter

TDA8703/TDA8703T

INTERNAL PIN CONFIGURATIONS (continued)




Fig. 11 V_{RB}, V_{RT} and DEC.





Fig. 12 CLK and CLK inputs.

8-bit high-speed analog-to-digital converter

TDA8703/TDA8703T

APPLICATION INFORMATION

Additional application information will be supplied upon request (please quote number FTV/8901).



Notes to Fig.13

1. CLK should be decoupled to the DGND with a 100 nF capacitor, if a TTL signal is used on CLK (see 'Notes to the characteristics', note 1).
2. CLK and $\overline{\text{CLK}}$ can be used in a differential mode (see 'Notes to the characteristics', note 1).
3. V_{RB} and V_{RT} are decoupling pins for the internal reference ladder; do not draw current from these pins in order to achieve good linearity.
4. Analog and digital supplies should be separated and decoupled.
5. Pins 6 and 10 should be connected to AGND in order to prevent noise influence.