

YSF242

SAP2

Sound Analysis Processor 2

■ OUTLINE

YSF242(SAP2) is a digital processing LSI which performs frequency filtering and level detection necessary for spectrum analysis of the audio signals.

The band frequency can be practically set up to 11 bands by software. The level data is output to the microprocessor in the decibel value through the serial interface.


■ FEATURES

- Level detection processing is performed on the digital data of 32k to 48kHz sampling frequency.
- De-emphasis compensation is performed before the level is detected.
- Using the 2nd IIR filter, the level detection of up to seven bands and the total level detection are possible.
- The band frequency can be practically set up to 11 bands by changing contents of coefficient value of 2nd IIR filter whenever the level data is read out.
- Processing the window function, the oscillation that generate at changing contents of coefficient value is reduced
- The band frequency can be also set optionally. (Using more than 8 bands, the frequency of the band changed contents of coefficient value set more than 150Hz practically. *1)
- The time constant of the peak holding for level detection can be also set optionally.
- The level data is output in the decibel value of 3dB resolution.
- Control is done by the microprocessor with a serial interface.
- The master clock is selected from 384fs or 256fs.
- 5V or 3.3V single power supply and Si-gate CMOS process.
- 16 pin plastic SOP (YSF242-M).

*1) If the frequency of less than 150Hz is set into the band changed contents of coefficient value, the level data has an error of more than 3dB for the theoretical data.

The contents of this catalog are target specifications and are subject to change without prior notice. When using this device, please recheck the specifications.

■ PIN CONFIGURATION




< 16 pin SOP Top View >

■ PIN FUNCTION

No.	Name	I/O	Function
1	VSS	—	Ground
2	SDSY	I	Digital audio signal input Word clock
3	(NC)		
4	SDI	I	Digital audio signal input Serial data
5	BCI	I	Digital audio signal input Bit clock
6	(NC)		
7	/IC	I+	Initial clear input
8	VDD	—	5V power supply
9	/CS	I	Microprocessor interface Chip select
10	W/R	I	Microprocessor interface Read/write control
11	(NC)		
12	CKI	I	Microprocessor interface Serial clock
13	CDI	I	Microprocessor interface Serial data input
14	(NC)		
15	CDO	O	Microprocessor interface Serial data output
16	MCLK	I	Master clock input (384fs or 256fs)

(NOTE) I+ : Input terminal with a pull-up resistor

■ BLOCK DIAGRAM



■ FUNCTION DESCRIPTION

1. Clock MCLK

An external clock of 384fs or 256fs is input through MCLK terminal.

2. Digital audio signal input BCI, SDSY, SDI

Digital audio signals are input through BCI, SDSY and SDI terminals.

It is possible to obtain MSB-side 16 bit data from 16/18/20/24 bit data and setting is done through the microprocessor interface.


BCI, SDSY and SDI terminals must be synchronized with MCLK clock.

Also, BCI terminal must be one of 32fs, 48fs, 64fs, 96fs, 128fs and 192fs when MCLK clock is 384fs and one of 32fs, 64fs and 128fs when MCLK clock is 256fs.

3. Microprocessor interface /CS, W/R, CKI, CDI, CDO


The first step is to set the operation mode by using each command.
After that, each level data can be read steadily in the set mode.

• Command write timing



NOTE : The shaded section means "don't care".

• Command read timing



NOTE : The shaded section means "don't care".

CDO terminal becomes high impedance when $\overline{\text{CS}}$ terminal is at "H".

NOTE) To control a multiple number of this LSI with the same microprocessor, a period during which all $\overline{\text{CS}}$ terminals become "H" should be obtained for a period longer than 1 clock at 128fs when switching $\overline{\text{CS}}$ terminal so that contention of CDO terminals is avoided.

4. Initial clear /IC

This LSI requires an initial clear when the power is turned on.

$\overline{\text{IC}}$ terminal should be set "L" at more than $3/\text{fs}$. (fs: sampling frequency)

■ CONTROLS

1. Command

The command is largely classified by the upper 2 bits.

(a) Operation setting command (1 byte)

MSB	b6	b5	b4	b3	b2	b1	LSB
0	0	R	L	FS1	FS0	2/3	EN1

Bit 1 and 0 are set to "0" at initial clear.

R, L : Mixing selection


The signal for level detect processing is selected.

b5	b4	Audio signal to be processed
R	L	
0	0	Prohibited
0	1	L only
1	0	R only
1	1	L+R

FS1, FS0 : Input data format selection

b3	b2	Input format
FS1	FS0	
0	0	SDI (1)
0	1	SDI (2)
1	0	SDI (3)
1	1	SDI (4)

(NOTE) The data processed internally is always fixed to 16 bits from MSB.



2/3 : Master clock selection

0=384fs

1=256fs

EN1 : Signal process enable

0=Internal temporary RAM clear

1=Normal signal processing

(b) Output data setting command (1 byte)

MSB	b6	b5	b4	b3	b2	b1	LSB
0	1	TEST	LRS	OM	D2	D1	D0

TEST : LSI test

Be sure to set to "0".

LRS : Level data reset

Reset the level data at "1", and the level data output mode will be retained.

For the contents of channel changed coefficient selection command, internal temporary RAM is also cleared.

OM : Level data output mode setting

0=The level data of the fixed channel is output (The channel is set by D2, D1 and D0).

1=The level data of each channel is output one after another (The initial channel is set by D2, D1 and D0).

D2, D1, D0 : Channel setting

CHANNEL=D2*4+D1*2+D0 (0 to 6 correspond to BPF0 to BPF6 while 7 to the total level.)

(c) Time constant setting command for level detection (1 byte)

MSB	b6	b5	b4	b3	b2	b1	LSB
1	0	TEST	D4	D3	D2	D1	D0

TEST : LSI test

Be sure to set to "0".

D4 to D0 : Time constant setting

Set the peak hold time constant (time required for -6dB attenuation) for level detection.

(Peak hold time constant)=(D4*16+D3*8+D2*4+D1*2+D0+1)*1024*(sampling cycle time)

However, peak hold time constant becomes ∞ when D4=D3=D2=D1=D0=0.

(d) Coefficient write command (n byte)

MSB	b6	b5	b4	b3	b2	b1	LSB	1st Byte
1	1	EN0	R4	R3	R2	R1	R0	

MSB	b6	b5	b4	b3	b2	b1	LSB	2nd Byte
D1	D0	*	*	*	*	*	*	

MSB	b6	b5	b4	b3	b2	b1	LSB	3rd Byte
D9	D8	D7	D6	D5	D4	D3	D2	

MSB	b6	b5	b4	b3	b2	b1	LSB	4th Byte
D17	D16	D15	D14	D13	D12	D11	D10	

(NOTE) * : don't care

EN0 : Signal process enable

Be sure to set to "1".

R4 to R0 : Coefficient address

Set the coefficient address by using the lower 5 bits of the first byte, and the following 3-byte data are written as coefficient values. After that, only the coefficient values can be sent to the continuous address.

The internal band filter consists of the second order IIR filter and has 7 channels from BPF0 to 6. For each filter, it is necessary to set 3 coefficients, A, B and C.

The filter for de-emphasis consists of the first order IIR filter. Also, it is necessary to set 3 coefficients, D, E and F.

These coefficient address are determined as shown below.


COEF.	R4	0	0	0	0	1	1	1	1	
ADDR	R3	0	0	1	1	0	0	1	1	
	R2	0	1	0	1	0	1	0	1	
R1	R0	HEX	0	4	8	C	10	14	18	1C
0	0	+0	A ₀	A ₁	A ₂	A ₃	A ₄	A ₅	A ₆	D
0	1	+1	B ₀	B ₁	B ₂	B ₃	B ₄	B ₅	B ₆	E
1	0	+2	C ₀	C ₁	C ₂	C ₃	C ₄	C ₅	C ₆	F

$CHANNEL = R4 * 4 + R3 * 2 + R2$
 (0 to 6 correspond to BPF0 to BPF6
 while 7 to DEP.)


(NOTE) When the data is written continuously, if the lower 2 bits of the address R1 and R0 are "1", it is skipped for further increment.

When the data is written, it is necessary to wait more than 1 sampling cycle time from setting one coefficient value (18 bits) to sending next coefficient value.

<BPF0~6>



<DEP>



D17 to D0: Coefficient values

The coefficient value is 18 bits and 2's complement.

- D(1CH) and E(1DH) coefficient values on the first order IIR filter (de-emphasis filter)

$$(\text{Coefficient value}) = \{(-1) \times D17 + \sum_{n=0}^{16} Dn \times 2^{n-17}\} \times 4$$

- The other coefficient values

$$(\text{Coefficient value}) = \{(-1) \times D17 + \sum_{n=0}^{16} Dn \times 2^{n-17}\} \times 2$$

(e) Coefficient change channel selection command (2 byte)

For this LSI has only 7 BPFs, it is necessary to detect the level data of 2 bands by one BPF when more than 8 bands are realized. For it is realized, it is necessary to change contents of coefficient value of 2nd IIR filter whenever the level data is read out. When the coefficient value is changed, the level data of more than 8 bands can be smoothly detect by using following register.

MSB	b6	b5	b4	b3	b2	b1	LSB
1	1	0	0	0	0	1	1

1st Byte

MSB	b6	b5	b4	b3	b2	b1	LSB
SYNC	CH6	CH5	CH4	CH3	CH2	CH1	CH0

2nd Byte

SYNC: Coefficient synchronization change enable

In case the contents of coefficient value is changed, this bit is set to "1".

If this bit is set to "0" and the contents of coefficient value is changed, the result of level data is incorrect at the band that is not changed to the coefficient value.

CH0 to CH6: Coefficient change channel value

"1"=the contents of coefficient value at this channel is changed.

"0"=the contents of coefficient value at this channel is fixed.

In the channel that is set to "1", internal temporary RAM is cleared by LRS (level data reset) bit, and the window function is processed before the audio data input to BPF. Therefore, indefinite data generated by changing coefficient value is avoided.

NOTE) CH0 to CH6 correspond to BPF0 to BPF6. The frequency of the channel that set "1" to CH0 to CH6 set more than 150Hz practically.

2. Output data

MSB	b6	b5	b4	b3	b2	b1	LSB
0	0	0	L4	L3	L2	L1	L0

The level data is output in the decibel value of 3-dB resolution.

$$(\text{Level data}) = (-48) * L4 + (-24) * L3 + (-12) * L2 + (-6) * L1 + (-3) * L0 \text{ [dB]}$$

The output channel and the order are determined by the output data setting command.

■ ELECTRIC CHARACTERISTICS

1. Absolute Maximum Rating

Parameter	Symbol	Rating	Unit
Power supply voltage	VDD	-0.3 ~ 7.0	V
Input voltage	VI	-0.3 ~ VDD+0.3	V
Operating temperature	T _{op}	-40 ~ 85	°C
Storage temperature	T _{stg}	-50 ~ 125	°C

2. Recommended Operating Conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power supply voltage	VDD	3.0	5.0	5.5	V
Operating temperature	T _{op}	0	25	70	°C

3. DC characteristics


Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Power supply current	I _{DD}	VDD=5.5V			12	mA
Input voltage L level	V _{IL}				0.3VDD	V
Input voltage H level	V _{IH}		0.7VDD			V
Input leakage current	I _{LI}	*1	-1		1	μA
Output voltage L level	V _{OL}	I _{OL} =0.5mA, *2			0.4	V
Output voltage H level	V _{OH}	I _{OH} =-0.2mA, *2	VDD-0.5			V
Output leakage current	I _{LO}	CDO terminal	-10		10	μA
Pull-up resistance	R _U	/IC terminal	60		600	kΩ
Input capacitance	C _I	f=1 MHz			8	pF
Output capacitance	C _O	f=1 MHz			10	pF

*1) Applicable to CKI, CDI, W/R, /CS, BCI, SDI, SDSY and MCLK terminals.

*2) Applicable to CDO terminal.

EXTERNAL DIMENSIONS

(1)YSF242-M



Note: The LSIs for surface mount need especial consideration on storage and soldering conditions.
For detailed information, please contact your nearest agent of yamaha.

The specifications of this product are subject to improvement changes without prior notice.

_____ AGENCY _____

YAMAHA CORPORATION

Address inquiries to:

Semi-conductor Sales Department

- Head Office 203, Matsunokijima, Toyooka-mura,
Iwata-gun, Shizuoka-ken, 438-01
Electronic Equipment business section
Tel. 0539-62-4918 Fax. 0539-62-5054
- Tokyo Office 2-17-11, Takanawa, Minato-ku,
Tokyo, 108
Tel. 03-5488-5431 Fax. 03-5488-5088
- Osaka Office 3-12-9, Minami Senba, Chuo-ku,
Osaka City, Osaka, 542
Shinsaibashi Plaza Bldg. 4F
Tel. 06-252-7980 Fax. 06-252-5615
- U.S.A. Office YAMAHA Systems Technology.
100 Century Center Court, San Jose, CA95112
Tel. 408-467-2300 Fax. 408-437-8791