


SMJ27C512
65536 BY 8-BIT UV ERASABLE
PROGRAMMABLE READ-ONLY MEMORY
 SGMS019D – SEPTEMBER 1987 – REVISED OCTOBER 1997

- Organization . . . 65536 by 8 Bits
- High-Reliability MIL-PRF-38535 Processing
- Single 5-V Power Supply
- Pin-Compatible With Existing 512K Read-Only Memories (ROMs) and Electrically Programmable Read-Only Memories (EPROMs)
- All Inputs/Outputs Fully TTL-Compatible
- Max Access/Min Cycle Times
 - '27C512-15 150 ns
 - '27C512-20 200 ns
 - '27C512-25 250 ns
 - '27C512-30 300 ns
- Power-Saving CMOS Technology
- Very High-Speed SNAP! Pulse Programming
- 3-State Output Buffers
- 400-mV Minimum DC Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Lines
- Low Power Dissipation (CMOS Input Levels)
 - Active . . . 193 mW (Max)
 - Standby . . . 1.7 mW (Max)
- Military Operating Case Temperature Range
 - 55°C to 125°C

J PACKAGE
(TOP VIEW)



PIN NOMENCLATURE	
A0–A15	Address Inputs
DQ0 –DQ7	Inputs (programming)/Outputs
\bar{E}	Chip Enable/Power Down
GND	Ground
\bar{G} / V_{PP}	Output Enable/13-V Programming
V_{CC}	5-V Power Supply

description

The SMJ27C512 is a set of 65536 by 8-bit (524 288-bit), ultraviolet (UV) light erasable, electrically programmable read-only memories. These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 54 TTL circuits without the use of external pullup resistors. Each output can drive one Series 54 TTL circuit without external resistors. The data outputs are 3-state for connecting multiple devices to a common bus. The SMJ27C512 is pin-compatible with existing 28-pin 512K ROMs and EPROMs. It is offered in a 600-mil dual-in-line ceramic package (J suffix) rated for operation from – 55°C to 125°C, the operating case temperature range (T_C).

Because this EPROM operates from a single 5-V supply (in the read mode), it is ideal for use in microprocessor-based systems. One other supply (13 V) is needed for programming. All programming signals are TTL level. This device is programmable by the SNAP! Pulse programming algorithm. The SNAP! Pulse programming algorithm uses a V_{PP} of 13 V and a V_{CC} of 6.5 V for a nominal programming time of seven seconds. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SMJ27C512

65536 BY 8-BIT UV ERASABLE

PROGRAMMABLE READ-ONLY MEMORY

SGMS019D – SEPTEMBER 1987 – REVISED OCTOBER 1997

operation

The seven modes of operation for the SMJ27C512 are listed in Table 1. The read mode requires a single 5-V supply. All inputs are TTL level except for V_{PP} during programming (13 V for SNAP! Pulse) and 12 V on A9 for signature mode.

Table 1. Operation Modes

FUNCTION (PINS)	MODE†							
	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT	SIGNATURE MODE	
\bar{E} (20)	V_{IL}	V_{IL}	V_{IH}	V_{IL}	V_{IL}	V_{IH}	V_{IL}	
\bar{G}/V_{PP} (22)	V_{IL}	V_{IH}	X	V_{PP}	V_{IL}	V_{PP}	V_{IL}	
V_{CC} (28)	V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}	
A9 (24)	X	X	X	X	X	X	V_{ID} V_{ID}	
A0 (10)	X	X	X	X	X	X	V_{IL} V_{IH}	
DQ0–DQ7 (11–13, 15–19)	Data Out	Hi-Z	Hi-Z	Data In	Data Out	Hi-Z	CODE	
							MFG	DEVICE
							97h	85h

† X can be V_{IL} or V_{IH}

read/output disable

When the outputs of two or more SMJ27C512s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of the selected SMJ27C512, a low-level signal is applied to \bar{E} and \bar{G}/V_{PP} . All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins DQ0 through DQ7.

latchup immunity

Latchup immunity on the SMJ27C512 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the printed circuit board level when the EPROM is interfaced to industry-standard TTL or MOS logic devices. Input/output layout approach controls latchup without compromising performance or packing density.

power down

Active I_{CC} supply current can be reduced from 35 mA to 500 μ A (TTL-level inputs) or 300 μ A (CMOS-level inputs) by applying a high TTL / CMOS signal to the \bar{E} pin. In this mode, all outputs are in the high-impedance state.

erasure

Before programming, the SMJ27C512 is erased by exposing the chip through the transparent lid to a high-intensity ultraviolet (UV) light (wavelength 2537 Å). EPROM erasure before programming is necessary to assure that all bits are in the logic-high state. Logic lows are programmed into the desired locations. A programmed logic low can be erased only by ultraviolet light. The recommended minimum exposure dose (UV intensity \times exposure time) is 15 $W \bullet s/cm^2$. A typical 12-mW/cm², filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure; therefore, when using the SMJ27C512, the window should be covered with an opaque label.



SNAP! Pulse programming

The SMJ27C512 is programmed using the SNAP! Pulse programming algorithm as illustrated by the flowchart in Figure 1. This algorithm programs the device in a nominal time of seven seconds. Actual programming time varies as a function of the programmer used.

Data is presented in parallel (eight bits) on pins DQ0 to DQ7. Once addresses and data are stable, \bar{E} is pulsed. The SNAP! Pulse programming algorithm uses initial pulses of 100 μ s followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to ten 100- μ s pulses per byte are provided before a failure is recognized.

The programming mode is achieved with $\bar{G}/V_{PP} = 13$ V, $V_{CC} = 6.5$ V, and $\bar{E} = V_{IL}$. More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with $V_{CC} = 5$ V, $\bar{G}/V_{PP} = V_{IL}$, and $\bar{E} = V_{IL}$.

program inhibit

Programming can be inhibited by maintaining a high-level input on \bar{E} .

program verify

Programmed bits can be verified with \bar{G}/V_{PP} and $\bar{E} = V_{IL}$.

signature mode

The signature mode provides access to a binary code identifying the manufacturer and device type. This mode is activated when A9 (terminal 24) is forced to 12 V \pm 0.5 V. Two identifier bytes are accessed by A0 (terminal 10); i.e., A0 = V_{IL} accesses the manufacturer code, which is output on DQ0–DQ7; A0 = V_{IH} accesses the device code, which is also output on DQ0–DQ7. All other addresses must be held at V_{IL} . Each byte possesses odd parity on bit DQ7. The manufacturer code for these devices is 97h and the device code is 85h.





Figure 1. SNAP! Pulse Programming Flowchart

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating case temperature range (T_C) (unless otherwise noted)‡

Supply voltage range, V_{CC} (see Note 1)	–0.6 V to 7 V
Supply voltage range, V_{PP} (see Note 1)	–0.6 V to 14 V
Input voltage range (see Note 1): All inputs except A9	–0.6 V to 6.5 V
A9	–0.6 V to 13.5 V
Output voltage range (see Note 1)	–0.6 V to $V_{CC} + 1$ V
Operating case temperature range, T_C	–55°C to 125°C
Storage temperature range, T_{stg}	–65°C to 150°C

‡ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

SMJ27C512
65536 BY 8-BIT UV ERASABLE
PROGRAMMABLE READ-ONLY MEMORY

SGMS019D – SEPTEMBER 1987 – REVISED OCTOBER 1997

recommended operating conditions

		MIN	NOM	MAX	UNIT		
V _{CC}	Supply voltage (see Note 2)	Read mode		4.5	5	5.5	V
		SNAP! Pulse programming algorithm		6.25	6.5	6.75	V
\overline{G}/V_{PP}	Supply voltage (see Note 3)	SNAP! Pulse programming algorithm		12.75	13	13.25	V
V _{ID}	Voltage level on A9 for signature mode		11.5		12.5	V	
V _{IH}	High-level input voltage	TTL		2		V _{CC} +1	V
		CMOS		V _{CC} -0.2		V _{CC} +1	V
V _{IL}	Low-level input voltage	TTL		-0.5		0.8	V
		CMOS		-0.5		0.2	V
T _C	Operating case temperature		-55		125	°C	

NOTES: 2. V_{CC} must be applied before or at the same time as \overline{G}/V_{PP} and removed after or at the same time as \overline{G}/V_{PP} . The device must not be inserted into or removed from the board when \overline{G}/V_{PP} or V_{CC} is applied.

3. \overline{G}/V_{PP} can be connected to V_{CC} directly (except in the program mode). V_{CC} supply current in this case is I_{CC} + I_{PP}.

electrical characteristics over recommended ranges of operating conditions

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -400 μA	2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 2.1 mA			0.4	V
I _I	Input current (leakage)	V _I = 0 V to 5.5 V			10	μA
I _O	Output current (leakage)	V _O = 0 V to V _{CC}			10	μA
I _{PP}	\overline{G}/V_{PP} supply current (during program pulse)‡			35	70	mA
I _{CC1}	V _{CC} supply current (standby)	TTL-input level	V _{CC} = 5.5 V, $\overline{E} = V_{IH}$		500	μA
		CMOS-input level	V _{CC} = 5.5 V, $\overline{E} = V_{CC}$		325	μA
I _{CC2}	V _{CC} supply current (active)	V _{CC} = 5.5 V, $\overline{E} = V_{IL}$, t _{cycle} = minimum cycle time, Outputs open		35	50	mA

† Typical values are at T_C = 25°C and nominal voltages.

‡ This parameter has been characterized at 25°C and is not production tested.

capacitance over recommended ranges of supply voltage and operating case temperature, f = 1 MHz§

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
C _i	Input capacitance	V _I = 0 V		6		pF
C _o	Output capacitance	V _O = 0 V		10		pF
C _{G/VPP}	\overline{G}/V_{PP} input capacitance	$\overline{G}/V_{PP} = 0 V$		20		pF

† Typical values are at T_C = 25°C and nominal voltages.

§ Capacitance measurements are made on a sample basis only.



switching characteristics over recommended ranges of supply voltage and operating case temperature

PARAMETER	TEST CONDITIONS (SEE NOTES 4 AND 5)	'27C512-15		'27C512-20		'27C512-25		'27C512-30		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
$t_{a(A)}$ Access time from address	See Figure 2		150		200		250		300	ns	
$t_{a(E)}$ Access time from \bar{E}			150		200		250		300	ns	
$t_{en(G)}$ Output enable time from \bar{G}/V_{PP}			70		75		100		120	ns	
t_{dis} Output disable time from \bar{G}/V_{PP} or \bar{E} , whichever occurs first [†]			0	50	0	60	0	60	0	105	ns
$t_{v(A)}$ Output data valid time after change of address, \bar{E} , or \bar{G} , whichever occurs first [†]			0		0		0		0		ns

[†] Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.


NOTES: 4. Timing measurements are made at 2 V for logic high and 0.8 V for logic low (see Figure 2).

5. Common test conditions apply for t_{dis} except during programming.


recommended timing requirements for programming: $V_{CC} = 6.5$ V and $\bar{G}/V_{PP} = 13$ V (SNAP! Pulse), $T_C = 25^\circ\text{C}$ (see Figure 2)

		MIN	NOM	MAX	UNIT
$t_{dis(E)}$ Output disable time from \bar{E}		0		130	ns
$t_{h(A)}$ Hold time, address		0			μs
$t_{h(D)}$ Hold time, data		2			μs
$t_{h(VPP)}$ Hold time, \bar{G}/V_{PP}		2			μs
$t_w(IPGM)$ Pulse duration, initial program		95	100	105	μs
$t_{rec(PG)}$ Recovery time, \bar{G}/V_{PP}		2			μs
$t_{su(A)}$ Setup time, address		2			μs
$t_{su(D)}$ Setup time, data		2			μs
$t_{su(VPP)}$ Setup time, \bar{G}/V_{PP}		2			μs
$t_{su(VCC)}$ Setup time, V_{CC}		2			μs
$t_v(ELD)$ Data valid from \bar{E} low				1	μs
$t_r(PG)$ \bar{G}/V_{PP} rise time		50			ns

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT



VOLTAGE WAVEFORMS

- NOTES: A. C_L includes probe and fixture capacitance.
 B. The ac testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.

Figure 2. Load Circuit and Voltage Waveforms





Figure 3. Read-Cycle Timing

PARAMETER MEASUREMENT INFORMATION



† \bar{G}/V_{pp} = 13 V and V_{CC} = 6.5 V for SNAP! Pulse programming.

Figure 4. Program-Cycle Timing (SNAP! Pulse Programming)

SMJ27C512
65536 BY 8-BIT UV ERASABLE
PROGRAMMABLE READ-ONLY MEMORY


SGMS019D – SEPTEMBER 1987 – REVISED OCTOBER 1997

MECHANICAL DATA

J (R-CDIP-T)**

CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE

24 PIN SHOWN



- NOTES: C. All linear dimensions are in inches (millimeters).
D. This drawing is subject to change without notice.
E. This package can be hermetically sealed with a ceramic lid using glass frit.
F. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.