


M31x Series Multiple Frequency VCXO

5x7 mm, 3.3/2.5/1.8 Volt, LVPECL/LVDS/CML/HCMOS Output



Features:

- Multiple Output Frequencies (2, 3, or 4) - Selectable
- **QiK Chip™** Technology
- Superior Jitter Performance (comparable to SAW based)
- Frequencies from 50 MHz - 1.4 GHz (LVDS/LVPECL/CML) and 10 - 150 MHz (CMOS)


Phase Lock Loop Applications:

- Where more than one selectable frequency is required for different global regions, FEC (Forward Error Correction) or selectable functionality are required.
- Telecommunications such as SONET / SDH / DWDM / FEC / SERDES / OC-3 thru OC-192
- Wireless base stations / WLAN / Gigabit Ethernet
- Avionic flight controls and military communications


Ordering Information

Product Series	M31	x	x	x	x	x	x	x	-SXXX
Number of Frequencies	2: Two Selectable Frequencies	3: Three Selectable Frequencies	4: Four Selectable Frequencies						
Supply Voltage	0: 3.3 V	1: 2.5 V	2: 1.8 V						
Operating Temperature	2: -40°C to +85°C	6: -20°C to +70°C							
Absolute Pull Range (APR)	A: ±50 ppm	B: ±100 ppm							
Enable/Disable Function	G: Enable High (Pad 2)	M: Enable Low (Pad 2)							
Logic Type	P: LVPECL	L: LVDS	M: CML	C: HCMOS					
Package/Lead Configuration	N: 5 x 7 mm Leadless								
Factory Assigned to Accommodate	Customer Specified Frequencies - Contact Factory								


M3120Sxxx, M3121Sxxx, M3122Sxxx
M3130Sxxx, M3131Sxxx, M3132Sxxx
M3140Sxxx, M3141Sxxx, M3142Sxxx
Contact factory for datasheets.



Pad1: Voltage Control
Pad2: Enable/Disable (or N/C)
Pad3: Ground
Pad4: Output Q (LVPECL, LVDS, CML)
Pad5: Output Q̄ (LVPECL, LVDS, CML)
Pad6: Vcc
PadA: FS0
PadB: FS1
PadC: Do not connect!



SUGGESTED SOLDER PAD LAYOUT



Frequency Select Truth Table		
	FS1	FS0
Frequency 1	High	High
Frequency 2	High	Low
Frequency 3	Low	High
Frequency 4	Low	Low



NOTE: Logic Low = 20% Vcc max.
Logic High = 80% Vcc min.

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.


Please see www.mtronpti.com for our complete offering and detailed datasheets. Contact us for your application specific requirements: MtronPTI 1-800-762-8800.

M31x Series Multiple Frequency VCXO


5x7 mm, 3.3/2.5/1.8 Volt, LVPECL/LVDS/CML/HCMOS Output



HCMOS Load Circuit



LVDS Load Circuit




3.3 V LVPECL Load Circuit

PARAMETER	Symbol	Min.	Typ.	Max.	Units	Condition/Notes
Frequency Range	F	50 10		1400 125	MHz MHz	See Note 1 LVPECL/LVDS/CML HCMOS
Operating Temperature	T _A	-20°C to +70°C or -40°C to +85°C				Customer Specified
Storage Temperature	T _S	-55		+125	°C	
Frequency Stability	ΔF/F		±25		ppm	
Aging 1st Year Thereafter (per year)		-3 -1		+3 +1	ppm ppm	
Pullability/APR		±50 ppm or ±100 ppm				See Note 2—Customer Specified
Gain Transfer Function			90 135		ppm/V ppm/V	For ± 50 ppm APR For ± 100 ppm APR
Control Voltage	V _C	0.18 0.25 0.30	0.90 1.25 1.65	1.62 2.25 3.0	V V V	@ 1.8V V _{CC} @ 2.5V V _{CC} @ 3.3V V _{CC}
Linearity			1	5	%	Positive Monotonic
Modulation Bandwidth	f _m	20			KHz	-3 dB bandwidth
Input Impedance	Z _{in}	500k	1M		Ohms	@ DC
Supply Voltage	V _{CC}	1.71 2.375 3.135	1.8 2.5 3.3	1.89 2.625 3.465	V V V	
Input Current	I _{CC}			125 80	mA mA	LVPECL/LVDS/CML HCMOS
Load		50 Ohms to (V _{CC} - 2) V _{CC} 100 Ohm differential load				See Note 3 LVPECL Waveform LVDS/CML Waveform
Symmetry (Duty Cycle)		45		15 55	pF %	CMOS Waveform @ 50% of waveform
Output Skew				80 20	ps ps	LVPECL LVDS, CML
Differential Voltage		350 0.7	425 0.95	500 1.20	mVppd Vpp	LVDS CML
Common Mode Output Voltage	V _{CM}		1.2		V	LVDS
Logic "1" Level	V _{OH}	V _{CC} - 1.02			V	LVPECL
		90% V _{DD}				HCMOS
Logic "0" Level	V _{OL}			V _{CC} - 1.63	V	LVPECL
				10% V _{DD}		HCMOS
Rise/Fall Time	T _r /T _f		0.23	0.35	ns	@ 20/80% LVPECL
				6.0	ns	Ref. 10%-90% V _{DD} HCMOS
Enable Function Option G		80% V _{CC} min. or N/C: output active 20% V _{CC} max: output disables to high-Z				Customer Specified (Pad 2)
Enable Function Option M		20% V _{CC} max: output active 80% V _{CC} min: output disables to high-Z				Customer Specified (Pad 2)
Frequency Selection		See Truth Table				
Settling Time				10	ms	To within ± 1 ppm of frequency
Start up Time				10	ms	
Phase Jitter @ 622.08 MHz @ 125 MHz	φ _J φ _J		0.50	1.0	ps RMS ps RMS	Integrated 12 kHz – 20 MHz HCMOS (12kHz – 20 MHz)
Environmental						
Mechanical Shock		Per MIL-STD-202, Method 213, Condition C (100 g's, 6 ms duration, ½ sinewave)				
Vibration		Per MIL-STD-202, Method 201 & 204 (10 g's from 10-2000 Hz)				
Hermeticity		Per MIL-STD-202, Method 112, (1x10 ⁻³ atm. cc/s of Helium)				
Thermal Cycle		Per MIL-STD-883, Method 1010, Condition B (-55°C to +125°C, 15 min. dwell, 10 cycles)				
Solderability		Per EIAJ-STD-002				
Max. Soldering Cond.		See solder profile, Figure 1				

Note 1: Contact factory for exact frequency availability over 945 MHz.

Note 2: APR specification is inclusive of initial tolerance, deviation over temperature, shock, vibration, supply voltage, and aging for one year at 50°C mean ambient temperature.

Note 3: See Load Circuit Diagram in this Datasheet. Consult factory with nonstandard output load requirements.



Output Waveform: LVDS / CML / LVPECL

MtronPTI Lead Free Solder Profile

