


- Typical Applications**
- 3V Quad-Band GSM Handsets
  - Commercial and Consumer Systems
  - Portable Battery-Powered Equipment
  - EGSM900/DCS/PCS Products
  - GPRS Class 12 Compatible
  - Power Star™ Module


**Product Description**

The RF9340 is a high-power, high-efficiency power amplifier module with integrated power control. The device is self-contained with 50Ω input and output terminals. The power control function is also incorporated, eliminating the need for directional couplers, detector diodes, power control ASICs and other power control circuitry; this allows the module to be driven directly from the DAC output. The device is designed for use as the final RF amplifier in EGSM900, DCS and PCS handheld digital cellular equipment and other applications in the 880MHz to 915MHz, 1710MHz to 1785MHz and 1850MHz to 1910MHz bands. On-board power control provides over 50dB of control range with an analog voltage input; and, power down with a logic “low” for standby operation.



- Optimum Technology Matching® Applied
- Si BJT
  - GaAs HBT
  - GaAs MESFET
  - Si Bi-CMOS
  - SiGe HBT
  - Si CMOS
  - InGaP/HBT
  - GaN HEMT
  - SiGe Bi-CMOS

Package Style: Module (10mmx10mm)



Functional Block Diagram

- Features**
- Complete Power Control Solution
  - Single 3.0V to 5.5V Supply Voltage
  - +34.7dBm GSM Output Power at 3.5V
  - +32.7dBm DCS/PCS Output Power at 3.5V
  - 58% GSM and 50% DCS/PCS  $\eta_{EFF}$

**Ordering Information**

RF9340	Tri-Band GSM900/DCS/PCS Power Amp Module
RF9340	Power Amp Module 5-Piece Sample Pack
RF9340PCBA-41X	Fully Assembled Evaluation Board

RF Micro Devices, Inc.  
7628 Thorndike Road  
Greensboro, NC 27409, USA

Tel (336) 664 1233  
Fax (336) 664 0454  
<http://www.rfmd.com>

# RF9340

## Absolute Maximum Ratings

Parameter	Rating	Unit
Supply Voltage	-0.3 to +6.0	V <sub>DC</sub>
Power Control Voltage (V <sub>RAMP</sub> )	-0.3 to +1.8	V
Input RF Power	+8.5	dBm
Max Duty Cycle	50	%
Output Load VSWR	10:1	
Operating Case Temperature	-20 to +85	°C
Storage Temperature	-55 to +150	°C



**Caution!** ESD sensitive device.

RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
<b>Overall Power Control</b>					
<b>V<sub>RAMP</sub></b>					
Power Control "ON"			1.5	V	Max. P <sub>OUT</sub> , Voltage supplied to the input
Power Control "OFF"		0.2	0.25	V	Min. P <sub>OUT</sub> , Voltage supplied to the input
V <sub>RAMP</sub> Input Capacitance		15	20	pF	DC to 2MHz
V <sub>RAMP</sub> Input Current			10	μA	V <sub>RAMP</sub> =V <sub>RAMP MAX</sub>
Turn On/Off Time			2	μs	V <sub>RAMP</sub> =0.2V to V <sub>RAMP MAX</sub>
<b>Overall Power Supply</b>					
Power Supply Voltage		3.5		V	Specifications
Power Supply Current	3.0	1	5.5	μA	Nominal operating limits
			150	mA	P <sub>IN</sub> <-30dBm, TX Enable=Low,
					Temp=-20°C to +85°C
V <sub>REG</sub> Voltage	2.7	2.8	2.9	V	V <sub>RAMP</sub> =0.2V, TX Enable=High
V <sub>REG</sub> Current		7	8	mA	TX Enable=High
		10		μA	TX Enable=Low
<b>Overall Control Signals</b>					
Band Select "Low"	0	0	0.5	V	
Band Select "High"	1.9	2.0	3.0	V	
Band Select "High" Current		20	50	μA	
TX Enable "Low"	0	0	0.5	V	
TX Enable "High"	1.9	2.0	3.0	V	
TX Enable "High" Current		1	2	μA	
<b>Power Control V<sub>RAMP</sub></b>					
Power Control Range		55		dB	V <sub>RAMP</sub> =0.2V to V <sub>RAMP MAX</sub>

Note: V<sub>RAMP MAX</sub>=3/8\*V<sub>BATT</sub>+0.18≤1.5V

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
<b>Overall (GSM900 Mode)</b>					Temp=+25 °C, V <sub>BATT</sub> =3.5V, V <sub>RAMP</sub> =V <sub>RAMP MAX</sub> , V <sub>REG</sub> =2.8V, Freq=880MHz to 915MHz, 25% Duty Cycle, Pulse Width=1154µs
Operating Frequency Range		880 to 915		MHz	
Maximum Output Power	+34.5	+35.2		dBm	Temp = 25 °C, V <sub>BATT</sub> =3.5V, V <sub>RAMP</sub> =V <sub>RAMP MAX</sub>
	+32.5	+33.0		dBm	Temp=+85 °C, V <sub>BATT</sub> =3.1V, V <sub>RAMP</sub> =V <sub>RAMP MAX</sub>
Total Efficiency	46	55		%	At P <sub>OUT MAX</sub> , V <sub>BATT</sub> =3.5V
Input Power Range	0	+3		dBm	Maximum output power guaranteed at minimum drive level
Output Noise Power		-86.0	-80.0	dBm	RBW=100kHz, 925MHz to 935MHz, P <sub>OUT</sub> ≥ +5dBm
		-84.0	-82.5	dBm	RBW=100kHz, 935MHz to 960MHz, P <sub>OUT</sub> ≥ +5dBm
Forward Isolation 1		-35	-25	dBm	TXEnable=Low, 0V, P <sub>IN</sub> =+5dBm
Forward Isolation 2		-25	-10	dBm	TXEnable=High, V <sub>RAMP</sub> =0.2V, P <sub>IN</sub> =+5dBm
Cross Band Isolation 2f <sub>0</sub>		-24	-20	dBm	V <sub>RAMP</sub> =0.2V to V <sub>RAMP MAX</sub>
Second Harmonic		-15	-5	dBm	V <sub>RAMP</sub> =0.2V to V <sub>RAMP MAX</sub>
Third Harmonic		-30.0	-8.5	dBm	V <sub>RAMP</sub> =0.2V to V <sub>RAMP MAX</sub>
All Other Non-Harmonic Spurious			-36	dBm	V <sub>RAMP</sub> =0.2V to V <sub>RAMP MAX</sub>
Input Impedance		50		Ω	
Input VSWR			3.5:1		V <sub>RAMP</sub> =0.2V to V <sub>RAMP MAX</sub>
Output Load VSWR Stability	8:1				Spurious<-36dBm, RBW=3MHz
Output Load VSWR Ruggedness	10:1				Set V <sub>RAMP</sub> where V <sub>RAMP</sub> ≤34.2dBm into 50Ω load
Output Load Impedance		50		Ω	Load impedance presented at RF OUT pad
<b>Power Control V<sub>RAMP</sub></b>					
Power Control Range		50		dB	V <sub>RAMP</sub> =0.2V to V <sub>RAMP MAX</sub>

Note: V<sub>RAMP MAX</sub>=3/8\*V<sub>BATT</sub>+0.18≤1.5V

# RF9340

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
<b>Overall (DCS Mode)</b>					Temp=25°C, V <sub>BATT</sub> =3.5V, V <sub>RAMP</sub> =V <sub>RAMP MAX</sub> , V <sub>REG</sub> =2.8V, Freq=1710MHz to 1785MHz, 25% Duty Cycle, pulse width=1154µs
Operating Frequency Range		1710 to 1785		MHz	
Maximum Output Power	+31.8	+32.7		dBm	Temp=25°C, V <sub>BATT</sub> =3.5V, V <sub>RAMP</sub> =V <sub>RAMP MAX</sub>
	+30.0	+31.0		dBm	Temp=+85°C, V <sub>BATT</sub> =3.1V, V <sub>RAMP</sub> =V <sub>RAMP MAX</sub>
Total Efficiency	44	52		%	At P <sub>OUT MAX</sub> , V <sub>BATT</sub> =3.5V
Input Power Range	0	+3		dBm	Maximum output power guaranteed at minimum drive level
Output Noise Power		-85	-80	dBm	RBW=100kHz, 1805MHz to 1880MHz, P <sub>OUT</sub> ≥ 0dBm, V <sub>BATT</sub> =3.5V
Forward Isolation 1		-40	-30	dBm	TXEnable=Low, 0V, P <sub>IN</sub> =+5dBm
Forward Isolation 2		-20	-10	dBm	TXEnable=High, V <sub>RAMP</sub> =0.2V, P <sub>IN</sub> =0dBm to +5dBm
Second Harmonic		-15	-7	dBm	V <sub>RAMP</sub> =0.2V to V <sub>RAMP MAX</sub>
Third Harmonic		-30.0	-8.5	dBm	V <sub>RAMP</sub> =0.2V to V <sub>RAMP MAX</sub>
All Other Non-Harmonic Spurious			-36	dBm	V <sub>RAMP</sub> =0.2V to V <sub>RAMP MAX</sub>
Input Impedance		50		Ω	
Input VSWR		-	3.5:1		V <sub>RAMP</sub> =0.2V to V <sub>RAMP MAX</sub>
Output Load VSWR Stability	8:1				Spurious < -36dBm, RBW=3MHz
Output Load VSWR Ruggedness	10:1				Set V <sub>RAMP</sub> where V <sub>RAMP</sub> ≤ 34.2dBm into 50Ω load
Output Load Impedance		50		Ω	Load impedance presented at RF OUT pin
<b>Power Control V<sub>RAMP</sub></b>					
Power Control Range		50		dB	V <sub>RAMP</sub> =0.2V to V <sub>RAMP MAX</sub> , P <sub>IN</sub> =+5dBm

Note: V<sub>RAMP MAX</sub> = 3/8 \* V<sub>BATT</sub> + 0.18 ≤ 1.5V


Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
<b>Overall (PCS Mode)</b>					Temp=25°C, V <sub>BATT</sub> =3.5V, V <sub>RAMP</sub> =V <sub>RAMP MAX</sub> , V <sub>REG</sub> =2.8V, Freq=1850MHz to 1910MHz, 25% Duty Cycle, pulse width=1154µs
Operating Frequency Range		1850 to 1910		MHz	
Maximum Output Power	+31.8	+32.5		dBm	Temp=25°C, V <sub>BATT</sub> =3.5V, V <sub>RAMP</sub> =V <sub>RAMP MAX</sub> , 1850MHz to 1910MHz
	+29.8	+30.8		dBm	Temp=+85°C, V <sub>BATT</sub> =3.1V, V <sub>RAMP</sub> =V <sub>RAMP MAX</sub>
Total Efficiency	42	50		%	At P <sub>OUT MAX</sub> , V <sub>BATT</sub> =3.5V
Input Power Range	0	+3		dBm	Full output power guaranteed at minimum drive level
Output Noise Power		-85	-80	dBm	RBW=100kHz, 1930MHz to 1990MHz, P <sub>OUT</sub> ≥ 0dBm, V <sub>BATT</sub> =3.5V
Forward Isolation 1		-40	-30	dBm	TX_ENABLE=Low, P <sub>IN</sub> =+5dBm
Forward Isolation 2		-20	-10	dBm	TXEnable=High, V <sub>RAMP</sub> =0.2V, P <sub>IN</sub> =+5dBm
Second Harmonic		-15	-7	dBm	V <sub>RAMP</sub> =0.2V to V <sub>RAMP MAX</sub>
Third Harmonic		-30.0	-8.5	dBm	V <sub>RAMP</sub> =0.2V to V <sub>RAMP MAX</sub>
All Other Non-Harmonic Spurious			-36	dBm	V <sub>RAMP</sub> =0.2V to V <sub>RAMP MAX</sub>
Input Impedance		50		Ω	
Input VSWR		-	3.5:1		V <sub>RAMP</sub> =0.2V to V <sub>RAMP MAX</sub>
Output Load VSWR Stability	8:1				Spurious < -36dBm, V <sub>RAMP</sub> =0.2V to V <sub>RAMP MAX</sub> , RBW=3MHz
Output Load VSWR Ruggedness	10:1				Set V <sub>RAMP</sub> where V <sub>RAMP</sub> ≤ 34.2dBm into 50Ω load
Output Load Impedance		50		Ω	Load impedance presented at RF OUT pin
<b>Power Control V<sub>RAMP</sub></b>					
Power Control Range		50		dB	V <sub>RAMP</sub> =0.2V to V <sub>RAMP MAX</sub> , P <sub>IN</sub> =+5dBm

Note: V<sub>RAMP MAX</sub> = 3/8 \* V<sub>BATT</sub> + 0.18 ≤ 1.5V

# RF9340

Pin	Function	Description	Interface Schematic
1	<b>DCS/PCS IN</b>	RF input to the DCS/PCS band. This is a 50Ω input.	
2	<b>BAND SELECT</b>	Allows external control to select the GSM or DCS/PCS bands with a logic high or low. A logic low enables the GSM bands, whereas a logic high enables the DCS/PCS bands.	
3	<b>TX ENABLE</b>	This signal enables the PA module for operation with a logic high. Once TX Enable is asserted the RF output level will increase to -20dBm.	
4	<b>VBATT</b>	Power supply for the module. This should be connected to the battery.	
5	<b>VREG</b>	Regulated voltage input for power control function. (2.8V nom)	
6	<b>VRAMP</b>	Ramping signal from DAC. A simple RC filter may need to be connected between the DAC output and the V <sub>RAMP</sub> input depending on the baseband selected.	
7	<b>GSM900 IN</b>	RF input to the GSM bands. This is a 50Ω input.	
8	<b>VCC2</b>	Controlled voltage input to driver stage for GSM bands. This voltage is part of the power control function for the module. This node must be connected to V <sub>CC</sub> out.	
9	<b>GSM900 OUT</b>	RF output for the GSM bands. This is a 50Ω output. The output load line matching is contained internal to the package.	
10	<b>VCC OUT</b>	Controlled voltage output to feed V <sub>CC2</sub> . This voltage is part of the power control function for the module. It cannot be connected to anything other than V <sub>CC2</sub> , nor can any component be placed on this node (i.e., decoupling capacitor).	
11	<b>DCS/PCS OUT</b>	RF output for the DCS/PCS bands. This is a 50Ω output. The output load line matching is contained internal to the package.	
12	<b>VCC2</b>	Controlled voltage input to DCS/PCS driver stage. This voltage is part of the power control function for the module. This node must be connected to V <sub>CC</sub> out.	
<b>Pkg Base</b>	<b>GND</b>		

Pin Out




## Theory of Operation

### Overview

The RF9340 is a triple-band EGSM900, DCS1800, and PCS1900 power amplifier module that incorporates an indirect closed loop method of power control. This simplifies the phone design by eliminating the need for the complicated control loop design. The indirect closed loop appears as an open loop to the user and can be driven directly from the DAC output in the baseband circuit.

### Theory of Operation

The indirect closed loop is essentially a closed loop method of power control that is invisible to the user. Most power control systems in GSM sense either forward power or collector/drain current. The RF9340 does not use a power detector. A high-speed control loop is incorporated to regulate the collector voltage of the amplifier while the stage are held at a constant bias. The  $V_{RAMP}$  signal is multiplied by a factor of 2.65 and the collector voltage for the second and third stages are regulated to the multiplied  $V_{RAMP}$  voltage. The basic circuit is shown in the following diagram.



By regulating the power, the stages are held in saturation across all power levels. As the required output power is decreased from full power down to 0dBm, the collector voltage is also decreased. This regulation of output power is demonstrated in Equation 1 where the relationship between collector voltage and output power is shown. Although load impedance affects output power, supply fluctuations are the dominate mode of power variations. With the RF9340 regulating collector voltage, the dominant mode of power fluctuations is eliminated.

$$P_{dBm} = 10 \cdot \log \left[ \frac{(2 \cdot V_{CC} - V_{SAT})^2}{8 \cdot R_{LOAD} \cdot 10^{-3}} \right] \quad (\text{Eq. 1})$$

There are several key factors to consider in the implementation of a transmitter solution for a mobile phone. Some of them are:

- Effective efficiency ( $\eta_{eff}$ )
- Current draw and system efficiency
- Power variation due to Supply Voltage
- Power variation due to frequency
- Power variation due to temperature
- Input impedance variation
- Noise power
- Loop stability
- Loop bandwidth variations across power levels
- Burst timing and transient spectrum trade offs
- Harmonics

Talk time and power management are key concerns in transmitter design since the power amplifier has the highest current draw in a mobile terminal. Considering only the power amplifier's efficiency does not provide a true picture for the total system efficiency. It is important to consider effective efficiency which is represented by  $\eta_{EFF}$ . ( $\eta_{EFF}$  considers the loss between the PA and antenna and is a more accurate measurement to determine how much current will be drawn in the application).  $\eta_{EFF}$  is defined by the following relationship (Equation 2):

$$\eta_{EFF} = \frac{\sum_{n=1}^m P_N - P_{IN}}{P_{DC}} \cdot 100 \quad (\text{Eq. 2})$$

Where  $P_N$  is the sum of all positive and negative RF power,  $P_{IN}$  the input power and  $P_{DC}$  is the delivered DC power. In dB the formula becomes (Equation 3):

$$\eta_{EFF} = \frac{10 \frac{P_{PA} + P_{LOSS}}{10} - 10 \frac{P_{IN}}{10}}{V_{BAT} \cdot I_{BAT} \cdot 10} \quad (\text{Eq. 3})$$

Where  $P_{PA}$  is the output power from the PA,  $P_{LOSS}$  the insertion loss,  $P_{IN}$  the input power to the PA and  $P_{DC}$  the delivered DC power.

The RF9340 improves the effective efficiency by minimizing the  $P_{LOSS}$  term in the equation. A directional coupler may introduce 0.4dB to 0.5dB loss to the transit path. To demonstrate the improvement in effective efficiency consider the following example:

**Conventional PA Solution at F=1785MHz:**

$$\begin{array}{l} P_{PA} = +33.5 \text{ dBm} \\ P_{IN} = +3 \text{ dBm} \\ P_{LOSS} = -0.4 \text{ dB} \\ V_{BAT} = 3.5 \text{ V} \\ I_{BAT} = 1.16 \text{ A} \end{array} \quad \Rightarrow \quad \eta_{EFF} = 50.3\%$$

**RF9340 Solution:**

$$\begin{array}{l} P_{PA} = +33.5 \text{ dBm} \\ P_{IN} = +3 \text{ dBm} \\ P_{LOSS} = 0 \text{ dB} \\ V_{BAT} = 3.5 \text{ V} \\ I_{BAT} = 1.16 \text{ A} \end{array} \quad \Rightarrow \quad h_{EFF} = 55.16\%$$

The RF9340 solution improves effective efficiency by 5%.

Output power does not vary due to supply voltage under normal operating conditions if  $V_{RAMP}$  is sufficiently lower than  $V_{BATT}$ . By regulating the collector voltage to the PA the voltage sensitivity is essentially eliminated. This covers most cases where the PA will be operated. However, as the battery discharges and approaches its lower power range the maximum output power from the PA will also drop slightly. In this case it is important to also decrease  $V_{RAMP}$  to prevent the power control from inducing switching transients. These transients occur as a result of the control loop slowing down and not regulating power in accordance with  $V_{RAMP}$ .

# RF9340

The switching transients due to low battery conditions are regulated by incorporating the following relationship limiting the maximum  $V_{RAMP}$  voltage (Equation 4). Although no compensation is required for typical battery conditions, the battery compensation required for extreme conditions is covered by the relationship in Equation 4. This should be added to the terminal software.

$$V_{RAMP} \leq \frac{3}{8} \cdot V_{CC} + 0.18 \quad (\text{Eq. 4})$$

Due to reactive output matches, there are output power variations across frequency. There are a number of components that can make the effects greater or less. Power variation straight out of the RF9340 is shown in the tables below.

The components following the power amplifier often have insertion loss variation with respect to frequency. Usually, there is some length of microstrip that follows the power amplifier. There is also a frequency response found in directional couplers due to variation in the coupling factor over frequency, as well as the sensitivity of the detector diode. Since the RF9340 does not use a directional coupler with a diode detector, these variations do not occur.

Input impedance variation is found in most GSM power amplifiers. This is due to a device phenomena where  $C_{BE}$  and  $C_{CB}$  ( $C_{GS}$  and  $C_{SG}$  for a FET) vary over the bias voltage. The same principle used to make varactors is present in the power amplifiers. The junction capacitance is a function of the bias across the junction. This produces input impedance variations as the  $V_{apc}$  voltage is swept. Although this could present a problem with frequency pulling the transmit VCO off frequency, most synthesizer designers use very wide loop bandwidths to quickly compensate for frequency variations due to the load variations presented to the VCO.

The RF9340 presents a very constant load to the VCO. This is because all stages of the RF9340 are run at constant bias. As a result, there is constant reactance at the base emitter and base collector junction of the input stage to the power amplifier.

Noise power in PA's where output power is controlled by changing the bias voltage is often a problem when backing off of output power. The reason is that the gain is changed in all stages and according to the noise formula (Equation 5),

$$F_{TOT} = F1 + \frac{F2 - 1}{G1} + \frac{F3 - 1}{G1 \cdot G2} \quad (\text{Eq. 5})$$

the noise figure depends on noise factor and gain in all stages. Because the bias point of the RF9340 is kept constant the gain in the first stage is always high and the overall noise power is not increased when decreasing output power.

Power control loop stability often presents many challenges to transmitter design. Designing a proper power control loop involves trade-offs affecting stability, transient spectrum and burst timing.

In conventional architectures the PA gain (dB/ V) varies across different power levels, and as a result the loop bandwidth also varies. With some power amplifiers it is possible for the PA gain (control slope) to change from 100dB/V to as high as 1000dB/V. The challenge in this scenario is keeping the loop bandwidth wide enough to meet the burst mask at low slope regions which often causes instability at high slope regions.

The RF9340 loop bandwidth is determined by internal bandwidth and the RF output load and does not change with respect to power levels. This makes it easier to maintain loop stability with a high bandwidth loop since the bias voltage and collector voltage do not vary.

An often overlooked problem in PA control loops is that a delay not only decreases loop stability it also affects the burst timing when, for instance the input power from the VCO decreases (or increases) with respect to temperature or supply voltage. The burst timing then appears to shift to the right especially at low power levels. The RF9340 is insensitive to a change in input power and the burst timing is constant and requires no software compensation.


# RF9340

Switching transients occur when the up and down ramp of the burst is not smooth enough or suddenly changes shape. If the control slope of a PA has an inflection point within the output power range or if the slope is simply too steep it is difficult to prevent switching transients. Controlling the output power by changing the collector voltage is as earlier described based on the physical relationship between voltage swing and output power. Furthermore all stages are kept constantly biased so inflection points are nonexistent.

Harmonics are natural products of high efficiency power amplifier design. An ideal class “E” saturated power amplifier will produce a perfect square wave. Looking at the Fourier transform of a square wave reveals high harmonic content. Although this is common to all power amplifiers, there are other factors that contribute to conducted harmonic content as well. With most power control methods a peak power diode detector is used to rectify and sense forward power. Through the rectification process there is additional squaring of the waveform resulting in higher harmonics. The RF9340 address this by eliminating the need for the detector diode. Therefore the harmonics coming out of the PA should represent the maximum power of the harmonics throughout the transmit chain. This is based upon proper harmonic termination of the transmit port. The receive port termination on the T/R switch as well as the harmonic impedance from the switch itself will have an impact on harmonics. Should a problem arise, these terminations should be explored.

The RF9340 incorporates many circuits that had previously been required external to the power amplifier. The shaded area of the diagram below illustrates those components and the following table itemizes a comparison between the RF9340 Bill of Materials and a conventional solution:


Component	Conventional Solution	RF9340
Power Control ASIC	\$0.80	N/A
Directional Coupler	\$0.20	N/A
Buffer	\$0.05	N/A
Attenuator	\$0.05	N/A
Various Passives	\$0.05	N/A
Mounting Yield (other than PA)	\$0.12	N/A
<b>Total</b>	<b>\$1.27</b>	<b>\$0.00</b>




\*Shaded area eliminated with Indirect Closed Loop using RF9340

# RF9340

## Application Schematic



## Evaluation Board Schematic






Note 1: All the PA output measurements are referenced to the PA output pad (Pin 11 and 9).

Note 2: The 50 Ω microstrip between the PA output pad and the SMA connector has an approximate insertion loss of 0.1 dB for EGSM900 and 0.2 dB for DCS1800/PCS1900 bands.

## Evaluation Board Layout Board Size 2.0" x 2.0"

Board Thickness 0.042" ± 10%, Board Material FR-4, Multi-Layer



## PCB Design Requirements

### PCB Surface Finish

The PCB surface finish used for RFMD's qualification process is electroless nickel, immersion gold. Typical thickness is 3μinch to 8μinch gold over 180μinch nickel.

### PCB Land Pattern Recommendation

PCB land patterns are based on IPC-SM-782 standards when possible. The pad pattern shown has been developed and tested for optimized assembly at RFMD; however, it may require some modifications to address company specific assembly processes. The PCB land pattern has been developed to accommodate lead and package tolerances.

### PCB Metal Land and Solder Mask Pattern




Figure 1. PCB Metal Land and Solder Mask Pattern (Top View)

### Thermal Pad and Via Design

The PCB land pattern has been designed with a thermal pad that matches the exposed die paddle size on the bottom of the device.

Thermal vias are required in the PCB layout to effectively conduct heat away from the package. The via pattern shown has been designed to address thermal, power dissipation and electrical requirements of the device as well as accommodating routing strategies.

The via pattern used for the RFMD qualification is based on thru-hole vias with 0.203mm to 0.330mm finished hole size with 0.025mm plating on via walls. If micro vias are used in a design, it is suggested that the quantity of vias be increased by a 4:1 ratio to achieve similar results.




Figure 2. Thermal Pad and Via Design (RFMD qualification)

**RF9340**