

TS 83H38

RADIATION HARDENED CMOS/SOI 8 BIT - 20 MHz FLASH A/D CONVERTER

DESCRIPTION

The TS 83H38 is a monolithic CMOS/SOI 8-bit flash analog to digital converter designed for applications requiring low power consumption and high conversion speed.

The TS 83H38 uses 256 parallel comparators to digitize fast moving analog input signals without the need for external sample and hold circuits or input buffers. An overflow bit can be used.


With an encode rate from 3 MHz to 20 MHz, the TS 83H38 is specified to operate from commercial to military temperature range with an analog input frequency up to 10 MHz, making it useful for a variety of applications and environments.

This CMOS device is fabricated on THOMSON's 1.2 μm Silicon On Insulator (SOI) process, based on SIMOX substrates (Separation by Implantation of Oxygen): after a very high energy oxygen ion implantation and annealing, a silicon dioxide layer is formed beneath the surface of the wafer, topped by a thin layer of monocrystalline silicon in which the active elements are then built.

The isolating layer makes the product inherently latch-up free. It also brings dramatic improvements over bulk silicon with regards to Single Event Upsets (SEU).

Furthermore, THOMSON's 1.2 μm SOI process is hardened to total dose effects. The TS 83H38 can withstand 10 Mrads with respect of this specification.

The TS 83H38 is packaged in hermetic DIL ceramic 28 pin configuration and also available in die form.



C
DIL 28
(Ceramic package)

MAIN FEATURES

- Radiation hardened :
 - total dose : 10 Mrads (Si), Co 60 : 1 krad (Si)/minute,
 - latch-up free by construction.
- 8 bits resolution.
- 20 MHz sampling rate.
- Low power CMOS : 450 mW @ 20 MHz, T = 27°C.
- Single power supply : 5 V.
 - -55°C / +125°C specified.
- Guaranteed monotonicity.
- High input impedance.
- Command input / tristate output :
 - CMOS compatible INPUTS.
 - CMOS/TTL compatible OUTPUTS.
 - Overflow bit.
 - No sample & hold required.
 - Pin to Pin compatible with TS 8338 / MP 7684.

SCREENING


- MIL-STD-883.
- Standard flow.
- Space levels.

APPLICATIONS

- Military and space systems.
- Radar pulse analysis.
- Video digitizing.
- Image processing.
- High energy physics.

PIN CONNECTIONS (Top view)

DIL Ceramic - 28 pins



ABSOLUTE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Supply voltages (Note 2)	AVDD, DVDD	4 to +7	V
Upper reference voltage	+VREF	0 to AVDD	V
Lower reference voltage	-VREF	0 to AVDD	V
Mid point reference current	I 1/2 VREF	2	mA
First quarter reference current	I 1/4 VREF	2	mA
Third quarter reference current	I 3/4 VREF	2	mA
Analog input voltage (Note 2)	VIN	0 to AVDD	V
Digital input voltage (Note 2)	CLK	0 to DVDD	V
Tristate command	CE1, CE2	0 to DVDD	V
Digital output currents	ID	40	mA
Junction temperature	Tj	+150	°C
Storage temperature	Tstg	-65 to +150	°C
Operating temperature range	Tcase	-55 to +125	°C
Lead temperature (soldering 10 S)	Tleads	+260	°C
Note 1 : Absolute maximum ratings are limiting applied individually while other parameters are within specified operating conditions. Long exposure to maximum rating may affect device reliability.			
Note 2 : With respect to AVSS = DVSS.			

USER WARNING

The power supplies must be applied before all the other signals to prevent damage from occurring on the device.

To prevent reliability problem and dynamic performance damage, high speed transition on power supply must be avoided.



SPECIFICATIONS

Electrical operating characteristics

 $AV_{DD} = DV_{DD} = +5\text{ V}$; $T_C = 25^\circ\text{C}$ (unless otherwise specified)

Parameter	T _{case}	Test level	Min.	Typ.	Max.	Unit
RESOLUTION			8			Bits
DIGITAL INPUTS AND OUTPUTS			OUTPUT CMOS and TTL			
Logic compatibility (Note 1)						
Clock input : CMOS level		IV				
• Logic «0» voltage	full		0		1.5	V
• Logic «1» voltage	full		3.5		5	V
Tristate command : CMOS level		IV				
• Logic «0» voltage			0		1.5	V
• Logic «1» voltage			3.5		5	V
Output data						
• Logic «0» voltage (Note 2)	full	II, D			0.5	V
• Logic «1» voltage (Note 3)	full	II, D	2.4			V
• Tristate		IV		0.1	10	μA
• Output delay (Note 4)		IV		20		nS
SAMPLING FREQUENCY (Note 5)		I, D	3		20	MHz
ANALOG INPUT						
Voltage range		V		V _{REF}		V
Input capacitance		V		40		pF
Input resistance		I, D	10			M Ω
Analog bandwidth (Note 6)		I, D			10	MHz
REFERENCE INPUT						
Lower reference voltage		V		0		V
Upper reference voltage		I, D	1	2.5	AV _{DD} - 1.5	V
Differential reference voltage		I, D	1	2.5	AV _{DD} - 1.5	V
Reference ladder resistance		II, D	50	100	150	Ω
POWER REQUIREMENTS						
Power supply		I, D	4.5	5	5.5	V
Power dissipation (Note 7)						
• Analog supply		I, D		375	500	mW
• Digital supply		I, D		75	150	mW
THERMAL RESISTANCE						
Junction-to-ambient (still air) θ_{JA}		V		50		$^\circ\text{C/W}$
Junction-to-case θ_{JC}		V		20		$^\circ\text{C/W}$
Note 1 : CMOS : clock input, $\overline{CE1}$, CE2 TTL : data output.						
Note 2 : With $I_{out} = -4\text{ mA}$.						
Note 3 : With $I_{out} = +0.4\text{ mA}$.						
Note 4 : See timing diagram.						
Note 5 : For $3\text{ MHz} < F_S < 5\text{ MHz}$; TC2 must be less than 55 ns. For $F_S \geq 5\text{ MHz}$; see switching performances page 5/16.						
Note 6 : Specified frequencies are maximum with no missing codes.						
Note 7 : Clock frequency : 20 MHz.						

System performance characteristics

$AV_{DD} = DV_{DD} = +5V$; $T_c = 25^{\circ}C$ (unless otherwise specified)

Parameter	T _{case}	Test level	Min.	Typ.	Max.	Unit
ACCURACY (Note 1)						
Offset error	full	I, D		±5	±10	LSB
		II				±15
Gain error	full	I, D		±5	±10	LSB
		II				±15
Integral nonlinearity	full	I, D		±0.6	±1.2	LSB
		II				±2
Differential nonlinearity	full	I, D		±0.4	±0.8	LSB
		II				±0.9
Monotonicity and no missing codes	full	IV	Guaranteed in specified temperature range			
DYNAMIC CHARACTERISTICS (Note 2)						
Signal-to-noise ratio						
$F_S = 10\text{ MHz}$ $F_{in} = 0.1\text{ MHz}$		I, D	44	45		dB
$F_S = 20\text{ MHz}$ $F_{in} = 5\text{ MHz}$		I	32.5	38.5		dB
Total harmonic distortion						
$F_S = 10\text{ MHz}$ $F_{in} = 0.1\text{ MHz}$		I, D	44	54		dB
$F_S = 20\text{ MHz}$ $F_{in} = 5\text{ MHz}$		I	32	37		dB
Number of effective bits						
$F_S = 10\text{ MHz}$ $F_{in} = 0.1\text{ MHz}$		I, D	7	7.5		Bits
$F_S = 20\text{ MHz}$ $F_{in} = 5\text{ MHz}$		I	5.1	6.1		Bits
Aperture uncertainty		V		60		ps
Note 1 : Histogram based on sampling of 100 kHz sinusoidal analog signal with an encode rate of 10 MHz.						
Note 2 : Dynamic measurements are performed with a V_{p-p} sine wave input equal to 90 % of V_{REF} .						

EXPLANATION OF TEST LEVELS	
Test level	
I	100 % production tested.
II	100 % production tested at +25°C, and sample tested at specified temperature
III	Sampled test only.
IV	Parameter is guaranteed by design and characterization testing.
V	Parameter is a typical value only.
D	100 % probe tested on wafer at $T_{amb} = +25^{\circ}C$.

SWITCHING PERFORMANCES

Definition of terms	Symbol	Min.	Typ.	Max.	Unit
Period of clock signal	$1/F_S$	50		330	ns
High level clock pulse width	TC2	$0.3 / F_S$		$0.5 / F_S$	ns
Delay time between input and output	T_D		20		ns
Clock rise and fall time	t_r / t_f		5		ns

2

TIMING DIAGRAM




Figure 1

PIN DESCRIPTION

PIN	Symbol	Function	Description
DIL			
13	D1	LSB output	Tristate buffer outputs
12	D2	D2 output	
11	D3	D3 output	
10	D4	D4 output	
5	D5	D5 output	
4	D6	D6 output	
3	D7	D7 output	
2	D8	D8 output	
14	OVFL	Overflow status line	This line is set to logical «1» when the input signal is higher than the +VREF voltage. All data (1 to 8) are set logical «1».
6	1/4 VREF	1st quarter reference	Access to the first quarter reference voltage.
8	DVSS	Digital ground	
7	DVDD	Digital supply	
15	CE2	Tristate command	CE2 = «0»: Tristate for both overflow status and data lines.
16	$\overline{CE1}$ (see Note)	Tristate command	CE2 = «1»: Overflow valid out data lines valid only if $\overline{CE1} = «0»$.
27	-VREF	Lower ref.	Access to the lower reference voltage. A voltage source must be applied (or ground).
19 24 20 25	AVSS	Analog ground	
1	CLK	Clock input	CMOS levels.
22	1/2 VREF	Half ref.	Access to the half reference voltage.
28	VIN	Analog input	
17	+VREF	Upper ref.	Access to the upper reference voltage. A voltage source must be applied.
9	3/4 VREF	Third quarter reference	Access to the Third quarter reference voltage.
18 23 21 26	AVDD	Analog supply	

Note : See Figure 2.



FUNCTIONAL BLOCK DIAGRAM




Figure 2

FUNCTIONAL DESCRIPTION

TS 83H38 series include :

- a sequencer generating internal clock,
- a core ensuring conversion,
- an output circuit delivering digital data,
- the sequencer generates 2 internal clocks from pin CLK and their complements.

Internal phases	Circuits concerned	Function
$\phi 1$	Comparators	Autozero
$\phi 2$	Comparators	Sampling and comparison
$\phi 1$	Master 1	Storage and transmission in slave
$\phi 2$	Slave 1	Storage
$\phi 2$	Master 2	Sampling
$\phi 1$	Slave 2	Storage in master and sampling

• The core includes :

- A resistor linear network delivering 256 reference voltages distributed linearly between external reference voltages + VREF and - VREF. Access to quarter 1/4 VREF half 1/2 VREF and three quarter 3/4 VREF bridges enables following.
 - either improve linearity by externally forcing reference voltages,
 - filter disturbances going through the bridge by means of external capacitors,
 - or delinearize the bridge by means of external resistors (law of linear compression by blocks).
- A set of 256 voltage comparators parallel connected across the 256 taps of the reference bridge and the input analog signal which defines the 256 (2⁸) quantization levels. In first phase $\phi 1$, these comparators store their threshold then, in phase $\phi 2$, they compare the thresholds with the input signal. The comparators with an input signal voltage lower than the reference voltage present a given state at the output, the others present the complementary state. The 256 comparators outputs are stored in 256 master/slave flip-flop on phase $\phi 2$.
- A 256 to 8 decoder detecting the transition between the comparators in a given state and the ones in the complementary state. The line enabled corresponds to the last comparator which has triggered, i.e. the comparator with the reference voltage nearest by default to the input signal.
- A ROM following the decoder and coding over 8 bits the detected comparison chain in binary. If the input signal is lower than the lowest reference voltage (1st comparator), code 0 is written at the output. If the input signal is higher than the upper most reference voltage (256 th comparator), code 255 is written at the output and overflow bit is set to logic «1».
- The output stage consists of 9 identical parts (8 bits and overflow) each formed of a D flip-flop connected to the ROM output with an output buffer. This buffer includes a selective high impedance command.

Inputs CE1 and CE2 switch the output bits to this 3rd state (with overflow bit if required) in order to facilitate :

 - Parallel connection of the 2 converters thus providing a double sampling frequency while maintaining an 8 bit resolution.
 - Series connection of the 2 converters providing a 9 bit resolution while maintaining a 5 to 10 MHz sampling frequency.

CE1	CE2	D1 ... D8 in 3rd state	OVFL in 3rd state
0	0	Yes	Yes
0	1	No	No
1	0	Yes	Yes
1	1	Yes	No

USER WARNING

The power supplies must be applied before all the other signals to prevent damage from occurring on the device.

TYPICAL EVALUATION CIRCUIT (SCHEMATIC)

The general circuit used for the flash converter in typical conditions is represented on Figure 3.

• Voltage reference

Flash converter requiring a positive reference voltage ($+V_{REF}$) ranging from 2 V to 3 V, the circuit generates a reference voltage of 2.5 V from the power supply voltage (+5 V) and a precision regulation diode (IC₁).

• Resistor bridge reference voltages

The circuit allows to access some particular points on the resistor bridge. These points correspond to 3/4, 1/2 and 1/4 of the bridge total resistance. This feature enables use of the flash converter in two ways :

- In linear operation with these 3 points grounded by decoupling capacitors in order to filter disturbances along the bridge (K₂, K₃ and K₄ in position 2).
- In non-linear operation with the following 2 functions.
 - Improvement in flash converter integral linearity by forcing the 3 points to their corresponding voltages (K₂, K₃ and K₄ on position 1).
 - Implementation of a non-linear conversion law (compression law for instance) in order to better observe the results of the conversion on one part only of the transfer curve (K₂, K₃, K₄ on position 1).

• Analog signal

The input analog signal must be driven by a wide band buffer amplifier (IC₃) with a very low output impedance. In order to eliminate the almost uncontrollable off-sets introduced by the source generator or buffer amplifier proper, two capacitors parallel mounted (C₁₅ and C₁₆) are added in series after the amplifier. For low frequencies (≤ 1 MHz) tantalum capacitor (C₁₅) is used as a short-circuit ; for higher frequencies (> 1 MHz) the ceramic capacitor (C₁₆) is used as a short-circuit. After the capacitors, a potentiometer (P5) with the middle point connected to the buffer amplifier input adds a DC component to the input signal. The signal thus obtained has an overage value different from zero, lying between $-V_{REF}$ and $+V_{REF}$ and which can be converted by the flash converter.

• Clock signal

Clock signals are CMOS compatible.

• Considerations on electrical layout

A certain number of elementary precautions should be taken in the electrical layout when using high frequencies.

The main ones are as follows :

- a ground plane for the components,
- the ground tracks corresponding to the various signals (clock, input signal, references) are separated and connected together to a single point,
- a star distributed power supplies (idem for ground) to avoid any possible loop,
- a maximum capacitive decoupling as close as possible to each circuit.

Notes : Use of chip capacitors increase decoupling quality.

For typical application circuit, the same surroundings can be used.

TYPICAL EVALUATION CIRCUIT (SCHEMATIC)




Figure 3

TYPICAL PERFORMANCE CURVES




Figure 4




Figure 5




Figure 6




Figure 7




Figure 8




Figure 9




Figure 10




Figure 11




Figure 12




Figure 13




Figure 14 : Reconstructed waveform, 20 MHz sampling rate, 10 MHz input frequency.




Figure 15 : Spectrum analysis.

DEFINITION OF TERMS**Signal-to-noise ratio (SNR) :**

Determined by FFT analysis,

$$\text{SNR} = 10 \cdot \log \left[\frac{P(F_{IN})}{P_n} \right] = 10 \cdot \log \left[\frac{A^2(F_{IN})}{\sum A^2(j)} \right]_{j \neq F_{IN}}$$

With :

- $P(F_{IN})$ spectral power of the input frequency F_{IN} .
- P_n noise power, which is defined as the sum of the powers of all spectral components, except F_{IN} .
- $A(j)$ amplitude of the spectral component of frequency j .

Total harmonic distortion (THD) :

Determined by FFT analysis,

$$\text{THD} = 10 \cdot \log \left[\frac{P(F_{IN})}{P_{hm}} \right] = 10 \cdot \log \left[\frac{A^2(F_{IN})}{\sum A^2(k \cdot F_{IN})} \right] \text{ with } k \geq 2$$

With : P_{hm} harmonic noise power, which is defined as the sum of the powers of all harmonics of F_{IN} .

Number of effective bits (N_{eff}) :

Determined by FFT analysis,

$$N_{eff} = \frac{\text{SNR} - 1.76}{6.02}$$

Gain error (G_e) :

$$G_e = \frac{G - G_0}{G_0}$$

With :

- G_0 slope of theoretical straight line of the ADC transfer function.
- G slope of the real best-fit straight line.

Integral nonlinearity (INL) :

Measured after trimming the offset and gain errors to zero.

The integral nonlinearity for an output code i , $INL(i)$, is the difference between the measured input voltage at which the transition occurs and the ideal value of this transition.

The ADC integral nonlinearity INL is the maximum value of all $|INL(i)|$.

Differential nonlinearity (DNL) :


Measured after trimming the offset and gain errors to zero.

The differential nonlinearity for an output code i , $DNL(i)$, is the difference between the measured step size of code i and the ideal LSB step size.

The ADC differential nonlinearity DNL is the maximum value of all $|DNL(i)|$.

MECHANICAL PACKAGE DATA

DIL 28 - CERAMIC PACKAGE (Dimensions in mm)



DIE MECHANICAL INFORMATION : JTS 83H38

Pad layout : V736

Pad size : 0.120 × 0.120 mm

Die size : 3.380 × 4.580 mm


Die thickness : 380 μm

Metallization : Si (Back side)
Al-Si-Ti (Front side)

Passivation : PSG


Revision : A

Qualification lot package : DIL 28




ORDERING INFORMATION

Package form



Die form



Note 1 : THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES.

Note 2 : For availability of the different available versions contact your TCS sale office.