

SILICON GATE CMOS 262,144 WORDS x 16 BITS MULTI PORT DRAM

target spec

DESCRIPTION

The TC524162/165 is a 4M bit CMOS multiport memory equipped with a 262,144-words by 16-bits dynamic random access memory (RAM) port and a 512-words by 16-bits static access memory (SAM) port. The TC524162/165 supports three types of operations; Random access to and from the RAM port, high speed serial access to and from the SAM port and transfer of data between any selected row in the RAM to the SAM. To realize a high performance graphic frame buffer system the TC524162/165 features various special operations such as the write-per-bit, the pipelined page mode, the block write and flash write function on the RAM port and the read transfer operations from the RAM to the SAM port. In addition, extended fast page mode is available where an output data remains valid during the CAS is high (TC524165 only). The TC524162/165 is fabricated using Toshiba's CMOS silicon gate process as well as advanced circuit designs to provide low power dissipation and wide operating margins.

FEATURES

- Single power supply of $5V \pm 10\%$ with a built-in V_{BB} generator
- All inputs and outputs : TTL Compatible
- Organization
 - RAM Port : 262,144wordsX16bits
 - SAM Port : 512wordsX16bits
- RAM Port
 - Fast Page Mode (TC524160/162), Extended Fast Page Mode (TC524165), Read - Modify - Write, Pipelined Fast Page Mode, \overline{CAS} before \overline{RAS} Auto Refresh, Hidden Refresh, \overline{RAS} only Refresh, Write per Bit (New/Old Mask Mode), Masked Flash Write (New/Old Mask Mode), Block Write, Masked Block Write (New/Old Mask Mode), Load Mask Register/Color Register Cycle, 512 refresh cycles / 8ms
- SAM Port
 - Addressable TAP Capability
 - Stop Address (Binary Boundary) Capability
 - Fully Static Register, Single Register/Split Register Mode Capability
- RAM - SAM Transfer
 - Read / Real Time Read Transfer
 - Split Read Transfer
- Package
 - TC524162/165SF : SSOP64-P-525
 - TC524162/165FT : TSOP70-P-400
 - TC524162/165TR : TSOP70-P-400A


KEY PARAMETERS

ITEM			
		- 60	- 70
t_{RAC}	RAS Access Time (Max.)	60ns	70ns
t_{CAC}	CAS Access Time (Max.)	15ns	20ns
t_{AA}	Column Address Access Time (Max.)	30ns	35ns
t_{RC}	Cycle Time (Min.)	115ns	130ns
t_{PC}	Page Mode Cycle Time (Min.)	35ns	40ns
t_{SCA}	Serial Access Time (Max.)	15ns	20ns
t_{SCC}	Serial Cycle Time (Min.)	18ns	23ns
t_{RACP}	t_{RAC} in Pipelined Fast Page	85ns	90ns
t_{CAC1}	t_{CAC} in Pipelined Fast Page	15ns	20ns
t_{PCP}	Pipelined Fast Page Mode Cycle Time	30ns	30ns
I_{CC1}	RAM Operating Current (SAM : Standby)	110mA	100mA
I_{CC2A}	SAM Operating Current (RAM : Standby)	60mA	60mA
I_{CC2}	Standby Current	10mA	10mA

PIN NAME


A0~A8	Address inputs
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{DT/OE}}$	Data Transfer/Output Enable
$\overline{\text{WEL/WEU}}$	Write per Bit/Write Enable
DSF1 DSF2	Special Function Control
W1/IO1~W1/IO16	Write Mask/Data IN, OUT
SC	Serial Clock
$\overline{\text{SE}}$	Serial Enable
SO1~SO16	Serial/Output
QSF	Special Flag Output
V_{CC}/V_{SS}	Power(5V)/Ground
N.C.	No Connection

PIN CONNECTION (TOP VIEW)



525mil TSOP/SSOP (0.8mm pitch)

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT	NOTE
V_{IN}, V_{OUT}	Input Output Voltage	— 1.0~7.0	V	1
V_{CC}	Power Supply Voltage	— 1.0~7.0	V	1
T_{OPR}	Operating Temperature	0~70	°C	1
T_{STG}	Storage Temperature	— 55~150	°C	1
T_{SOLDER}	Soldering Temperature • Time	260•10	°C•sec	1
P_D	Power Dissipation	1	W	1
I_{OUT}	Short Circuit Output Current	50	mA	1

RECOMMENDED D.C. OPERATING CONDITIONS ($T_a = 0\sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTE
V_{CC}	Power Supply Voltage	4.5	5.0	5.5	V	2
V_{IH}	Input High Voltage	2.4	—	$V_{CC} + 0.3$	V	2
V_{IL}	Input Low Voltage	-0.5*	—	0.8	V	2

+: -1V 20ns Pulse width

CAPACITANCE ($V_{CC} = 5V, f = 1\text{MHz}, T_a = 25^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C_I	Input Capacitance	—	7	pF
C_{IO}	Input/Output Capacitance	—	9	
C_O	Output Capacitance (QSF)	—	9	

Note: This parameter is periodically sampled and is not 100% tested.

D.C. ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0\sim 70^\circ C$)

ITEM (RAM PORT)	SAM PORT	SYMBOL	-60		-70		UNIT	NOTE
			MIN.	MAX.	MIN.	MAX.		
OPERATING CURRENT (\overline{RAS} , \overline{CAS} Cycling) ($t_{RC} = t_{RC \text{ min.}}$)	Standby	I_{CC1}	—	110	—	100	mA	3, 4, 5
	Active	I_{CC1A}	—	160	—	150		3, 4, 5
STANDBY CURRENT (\overline{RAS} , $\overline{CAS} = V_{IH}$)	Standby	I_{CC2}	—	10	—	10		
	Active	I_{CC2A}	—	60	—	60		
\overline{RAS} ONLY REFRESH CURRENT (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$) ($t_{RC} = t_{RC \text{ min.}}$)	Standby	I_{CC3}	—	110	—	100		3
	Active	I_{CC3A}	—	160	—	150		3
PAGE MODE CURRENT ($\overline{RAS} = V_{IL}$, \overline{CAS} Cycling) ($t_{PC} = t_{PC \text{ min.}}$)	Standby	I_{CC4}	—	100	—	90		3, 4, 5
	Active	I_{CC4A}	—	150	—	140		3, 4, 5
\overline{CAS} BEFORE \overline{RAS} REFRESH CURRENT (\overline{RAS} Cycling, \overline{CAS} Before \overline{RAS}) ($t_{RC} = t_{RC \text{ min.}}$)	Standby	I_{CC5}	—	110	—	100		3
	Active	I_{CC5A}	—	160	—	150		3
DATA TRANSFER CURRENT (\overline{RAS} , \overline{CAS} Cycling) ($t_{RC} = t_{RC \text{ min.}}$)	Standby	I_{CC6}	—	130	—	120		3, 4, 5
	Active	I_{CC6A}	—	180	—	170		3, 4, 5
FLASH WRITE CURRENT (\overline{RAS} , \overline{CAS} Cycling) ($t_{RC} = t_{RC \text{ min.}}$)	Standby	I_{CC7}	—	110	—	100		3, 4, 5
	Active	I_{CC7A}	—	160	—	150		3, 4, 5
BLOCK WRITE CURRENT (\overline{RAS} , \overline{CAS} Cycling) ($t_{RC} = t_{RC \text{ min.}}$)	Standby	I_{CC8}	—	120	—	110	3, 4, 5	
	Active	I_{CC8A}	—	170	—	160	3, 4, 5	

ITEM	SYMBOL	MIN.	MAX.	UNIT	NOTE
INPUT LEAKAGE CURRENT $0V \leq V_{IN} \leq 6.5V$, All other pins not under test = $0V$	$I_{I(L)}$	-10	10	μA	
OUTPUT LEAKAGE CURRENT $0V \leq V_{OUT} \leq 5.5V$, Output Disable	$I_{O(L)}$	-10	10	μA	
OUTPUT "H" LEVEL VOLTAGE $I_{OUT} = (-1mA)$	V_{OH}	2.4	—	V	
OUTPUT "L" LEVEL VOLTAGE $I_{OUT} = (2.1mA)$	V_{OL}	—	0.4	V	

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED A.C.
OPERATING CONDITIONS ($V_{CC} = 5V \pm 10\%$, $T_a = 0\sim 70^\circ C$)(Notes: 6, 7, 8)**

SYMBOL	PARAMETER	-60		-70		UNIT	NOTE
		MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	115		130			
t_{RMW}	Read-Modify-Write Cycle Time	140		180			
t_{PC}	Fast Page Mode Cycle Time	35		40			
t_{PRMW}	Fast Page Mode Read-Modify-Write Cycle Time	85		85			
t_{RAC}	Access Time from \overline{RAS}		60		70		13
t_{AA}	Access Time from Column Address		30		35		13
t_{CAC}	Access Time from \overline{CAS}		15		20		14
t_{CPA}	Access Time from \overline{CAS} Precharge		30		35		14
t_{CLZ}	\overline{CAS} to Output in Low-Z	0		0			
t_{OFF}	Output Buffer Turn-Off Delay	0	15	0	15		9, 15
t_T	Transition Time (Rise and Fall)	3	50	3	50		8
t_{RP}	RAS Precharge Time	45		50			
t_{RAS}	\overline{RAS} Pulse Width	60	100000	70	100000		
t_{RASP}	\overline{RAS} Pulse Width (Fast Page Mode Only)	60	100000	70	100000		
t_{RSH}	RAS Hold Time	20		20			
t_{CSH}	\overline{CAS} Hold Time	60		70			
t_{CAS}	\overline{CAS} Pulse Width	15	10000	20	10000		
t_{RCD}	RAS to \overline{CAS} Delay Time	20	40	20	50		13
t_{RAD}	\overline{RAS} to Column Address Delay Time	15	30	15	35		13
t_{RAL}	Column Address to RAS Lead Time	30		35			
t_{CRP}	\overline{CAS} to RAS Precharge Time	5		5			
t_{CPN}	\overline{CAS} Precharge Time	10		10			
t_{CP}	\overline{CAS} Precharge Time (Fast Page Mode)	10		10			
t_{ASR}	Row Address Set-Up Time	0		0			
t_{RAH}	Row Address Hold Time	10		10			
t_{ASC}	Column Address Set-Up Time	0		0			
t_{CAH}	Column Address Hold Time	10		10			
t_{RCS}	Read Command Set-Up Time	0		0			
t_{RCH}	Read Command Hold Time	0		0			10
t_{RRH}	Read Command Hold Time referenced to RAS	0		0			10
t_{WCH}	Write Command Hold Time	10		10			
t_{WP}	Write Command Pulse Width	10		10			
t_{WPZ}	Write Command Pulse Width	10		10			9
t_{WEZ}	Write Command Output Buffer Turn-Off Delay		10		15		9
t_{RWL}	Write Command to \overline{RAS} Lead Time	20		20			
t_{CWL}	Write Command to \overline{CAS} Lead Time	20		20			
t_{DS}	Data Set-Up Time	0		0			11
t_{DH}	Data Hold Time	10		10			11
t_{WCS}	Write Command Set-Up Time	0		0			12
t_{RWD}	\overline{RAS} to WE Delay Time	80		90			12
t_{AWD}	Column Address to WE Delay Time	50		55			12
t_{CWD}	\overline{CAS} to WE Delay Time	40		40			12

SYMBOL	PARAMETER	-60		-70		UNIT	NOTE
		MIN.	MAX.	MIN.	MAX.		
t _{DZC}	Data to $\overline{\text{CAS}}$ Delay Time	0		0		ns	
t _{DZO}	Data to $\overline{\text{OE}}$ Delay Time	0		0			
t _{OEa}	Access Time from $\overline{\text{OE}}$		15		20		
t _{OEZ}	Output Buffer Turn-off Delay from $\overline{\text{OE}}$		15		15		9
t _{OED}	$\overline{\text{OE}}$ to Data Delay Time	10		10			
t _{OEh}	$\overline{\text{OE}}$ Command Hold Time	10		10			
t _{ODS}	Output Disable Set up time	0		0			
t _{ROH}	RAS Hold Time referenced to $\overline{\text{OE}}$	15		15			
t _{CSR}	CAS Set-Up Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Cycle	5		5			
t _{CHR}	$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Cycle	15		15			
t _{RPC}	RAS Precharge to $\overline{\text{CAS}}$ Active Time	0		0			
t _{REF}	Refresh Period		8		8	ms	
t _{WSR}	$\overline{\text{WB}}$ Set-Up Time	0		0		ns	
t _{RWH}	$\overline{\text{WB}}$ Hold Time	10		10			
t _{FSR}	DSF Set-Up Time referenced to $\overline{\text{RAS}}$	0		0			
t _{RFH}	DSF Hold Time referenced to $\overline{\text{RAS}}$ (1)	10		10			
t _{FSC}	DSF Set-Up Time referenced to $\overline{\text{CAS}}$	0		0			
t _{CFH}	DSF Hold Time referenced to $\overline{\text{CAS}}$	10		10			
t _{MS}	Write-Per-Bit Mask Data Set-Up Time	0		0			
t _{MH}	Write-Per-Bit Mask Data Hold Time	10		10			
t _{THS}	$\overline{\text{DT}}$ High Set-Up Time	0		0			
t _{THH}	$\overline{\text{DT}}$ High Hold Time	10		10			
t _{TLS}	$\overline{\text{DT}}$ Low Set-Up Time	0		0			
t _{TLH}	$\overline{\text{DT}}$ Low Hold Time	10	10000	10	10000		
t _{RTH}	$\overline{\text{DT}}$ Low Hold Time referenced to $\overline{\text{RAS}}$ (Real Time Read Transfer)	55	10000	60	10000		
t _{ATH}	$\overline{\text{DT}}$ Low Hold Time referenced to Column Address (Real Time Read Transfer)	25		25			
t _{CTH}	$\overline{\text{DT}}$ Low Hold Time referenced to $\overline{\text{CAS}}$ (Real Time Read Transfer)	20		20			
t _{TRP}	$\overline{\text{DT}}$ to $\overline{\text{RAS}}$ Precharge Time	45		50			
t _{TP}	$\overline{\text{DT}}$ Precharge Time	10		15			
t _{RSd}	$\overline{\text{RAS}}$ to First SC Delay Time (Read Transfer)	60		70			
t _{ASd}	Column Address to First SC Delay Time (Read Transfer)	30		35			
t _{CSd}	$\overline{\text{CAS}}$ to First SC Delay Time (Read Transfer)	20		20			
t _{TSL}	Last SC to $\overline{\text{DT}}$ Lead Time (Real Time Read Transfer)	5		5			
t _{TSD}	$\overline{\text{DT}}$ to First SC Delay Time (Read Transfer)	10		10			
t _{SRS}	Last SC to $\overline{\text{RAS}}$ Set-Up Time (Serial Input)	18		23			
t _{SRd}	$\overline{\text{RAS}}$ to First SC Delay Time (Serial Input)	15		20			
t _{SDD}	$\overline{\text{RAS}}$ to Serial Input Delay Time	40		45			
t _{SCC}	SC Cycle Time	18		23			

SYMBOL	PARAMETER	-60		-70		UNIT	NOTE
		MIN.	MAX.	MIN.	MAX.		
t _{SC}	SC Pulse Width (SC High Time)	5		10		ns	
t _{SCP}	SC Precharge Time (SC Low Time)	5		5			
t _{SCA}	Access Time from SC		15		20		
t _{SOH}	Serial Output Hold Time from SC	5		5			
t _{SDS}	Serial Input Set-Up Time	0		0			
t _{SDH}	Serial Input Hold Time	10		10			
t _{SEA}	Access Time from \overline{SE}		15		20		
t _{SE}	\overline{SE} Pulse Width	10		20			
t _{SEP}	\overline{SE} Precharge Time	10		20			
t _{SEZ}	Serial Output Buffer Turn-off Delay from \overline{SE}		15		15		9
t _{SEZ}	Serial Input to \overline{SE} Delay Time	0		0			
t _{SZS}	Serial Input to First SC Delay Time	0		0			
t _{SWS}	Serial Write Enable Set-Up Time	0		0			
t _{SWH}	Serial Write Enable Hold Time	10		10			
t _{SWIS}	Serial Write Disable Set-Up Time	0		0			
t _{SWIH}	Serial Write Disable Hold Time	10		10			
t _{STS}	Split Transfer Set-Up Time	18		23			
t _{STH}	Split Transfer Hold Time	18		23			
t _{SQD}	SC-QSF Delay Time		15		20		
t _{TD}	\overline{DT} -QSF Delay Time		15		20		
t _{CQD}	CAS-QSF Delay Time		15		20		
t _{RQD}	RAS-QSF Delay Time		60		70		
t _{RCDP}	RAS to CAS Delay Time (Pipeline mode)	20	35	20	40		
t _{CSHP}	CAS Hold Time (Pipeline mode)	45		50			
t _{RACP}	Access Time from RAS (Pipeline mode)		85		90		
t _{CAC1}	Access Time from CAS (1) (Pipeline mode)		15		20		
t _{CAC2}	Access Time From CAS (2) (Pipeline mode)		50		50		
t _{CASP}	CAS Pulse Width (Pipeline mode)	10		10			
t _{CPP}	CAS Precharge Time Pipeline mode)	10		10			
t _{PCP}	Fast Page Mode Cycle Time (Pipeline mode)	30		30			
t _{COH}	CAS Hold Time referenced to \overline{OE} (Pipeline mode)	5		5			
t _{RSH1}	RAS Hold Time (1) (Pipeline mode)	20		20			
t _{RSH2}	RAS Hold Time (2) (Pipeline mode)	50		50			
t _{CWLP}	Write Command to CAS lead Time (Pipeline mode)	10		10			
t _{CWP}	\overline{WE} to CAS Delay Time (Pipeline mode)	30		30			
t _{OFFP}	Outoff Buffer Turn-off Delay from RAS (Pipeline mode)	0	15	0	15	9, 15	
t _{OE}	\overline{OE} High width	10		10		16	
t _{ECS}	CAS High to \overline{OE} Low (Fast Page mode)	10		10		16	
t _{ECH}	\overline{OE} High to CAS Low (Fast Page mode)	10		10		16	
t _{TSAA}	Boundary TAP SC Set-up time	0		0			
t _{SATT}	SRT inhibit after Boundary SC	36		46			

A.C. MEASUREMENT CONDITION


RAM Output Reference Level	2.0V/0.8V
SAM Output Reference Level	2.0V/0.8V
RAM Output Load	1TTL and 50PF
SAM Output Load	1TTL and 50PF
Input Reference Level	2.2V/1.0V

NOTES:


- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- All voltage are referenced to V_{SS} .
- These parameters depend on cycle rate.
- These parameters depend on output loading. Specified values are obtained with the output open. ($I_{out} = 0mA$)
- Address can be changed once or less while $\overline{RAS} = V_{IL}$. In case of I_{CC4} , it can be changed once or less during a fast page mode cycle (t_{PC}).
- An initial pause of 200 μs is required after power-up followed by any 8 \overline{RAS} cycles ($\overline{DT}/\overline{OE}$ "high") and any 8 SC cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} before \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
- AC measurements assume $t_T = 5ns$. (Between $V_{IH(min)}$ and $V_{IL(max)}$)
- $V_{IH(min)}$ and $V_{IL(max)}$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- $t_{OFF(max)}$, $t_{OEZ(max)}$, $t_{OFFP(max)}$, $t_{WPZ(max)}$, $t_{WEZ(max)}$, and $t_{SEZ(max)}$ define the time at which the outputs achieve the open circuit condition and are not referenced to output voltage levels.
- Either t_{RCH} or t_{RRH} must be satisfied for a read cycles.
- These parameters are referenced to \overline{CAS} leading edge of early write cycles and to $\overline{WEU} / \overline{WEL}$ leading edge in \overline{OE} -controlled write cycle and read-modify-write cycles.
- t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS(min)}$, the cycle is an early write cycles and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If $t_{RWD} \geq t_{RWD(min)}$, $t_{CWD} \geq t_{CWD(min)}$ and $t_{AWD} \geq t_{AWD(min)}$ the cycle is a read-modify-write cycle and the data out will contain data read from the selected cell : If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- Operation within the $t_{RCD(max)}$ limit insures that $t_{RAC(max)}$ can be met. $t_{RCD(max)}$ is specified as a reference point only : If t_{RCD} is greater than the specified $t_{RCD(max)}$ limit, then access time is controlled by t_{CAC} .
- Operation within the $t_{RAD(max)}$ limit insures that $t_{RAC(max)}$ can be met. $t_{RAD(max)}$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD(max)}$ limit, then access time is controlled by t_{AA} .
- t_{OFF} , t_{OFFP} timing is specified from either \overline{RAS} or \overline{CAS} rising edge, whichever occurs last.
- TC524165 only

TIMING WAVEFORM

READ CYCLE




WRITE CYCLE (EARLY WRITE) *Note 1, 3



Mask Mode	*1		*2	Cycle
	WL	WU		
No Mask Mode	1	1	Don't care	Normal Write
New Mask Mode	0	0	WM1 data	Write per Bit
	0	1		
	1	0		
Old Mask Mode	0	0	Don't care	Write per Bit
	0	1		
	1	0		

WM1 data 0: Write Disable
 1: Write Enable
 Don't care : '1' or '0'


WRITE CYCLE (\overline{OE} CONTROLLED WRITE) *Note 2, 3



Mask Mode	*1		*2	Cycle
	\overline{WL}	\overline{WU}		
No Mask Mode	1	1	Don't care	Normal Write
New Mask Mode	0	0	WM1 data	Write per Bit
	0	1		
	1	0		
Old Mask Mode	0	0	Don't care	Write per Bit
	0	1		
	1	0		

WM1 data 0: Write Disable
 1: Write Enable
 Don't care : '1' or '0'


READ-MODIFY-WRITE CYCLE *Note 1, 2, 3



Mask Mode	*1		*2	Cycle
	WL	WU		
No Mask Mode	1	1	Don't care	Normal Write
New Mask Mode	0	0	WMI data	Write per Bit
	0	1		
Old Mask Mode	0	0	Don't care	Write per Bit
	0	1		
	1	0		

WMI data 0: Write Disable
 1: Write Enable
 Don't care : '1' or '0'


FLASH WRITE CYCLE



Mask Mode	*1
New Mask Mode	WM1 data
Old Mask Mode	Don't care

WM1 data 0: Write Disable
 1: Write Enable
 Don't care : '0' or '1'

BLOCK WRITE CYCLE (DELAYED WRITE) *Note 2, 3



Mask Mode	*1		*2
	WL	WU	
No Mask Mode	1	1	Don't care
New Mask Mode	0 0 1	0 1 0	WM1 data
Old Mask Mode	0 0 1	0 1 0	Don't care

WM1 data 0: Write Disable
 1: Write Enable
 Don't care : '0' or '1'

***3 COLUMN SELECT**

Lower Byte


- W1/IO1 - Column 0 (A2C=0, A1C=0, A0C=0)
- W2/IO2 - Column 1 (A2C=0, A1C=0, A0C=1)
- W3/IO3 - Column 2 (A2C=0, A1C=1, A0C=0)
- W4/IO4 - Column 3 (A2C=0, A1C=1, A0C=1)
- W5/IO5 - Column 4 (A2C=1, A1C=0, A0C=0)
- W6/IO6 - Column 5 (A2C=1, A1C=0, A0C=1)
- W7/IO7 - Column 6 (A2C=1, A1C=1, A0C=0)
- W8/IO8 - Column 7 (A2C=1, A1C=1, A0C=1)

Upper Byte

- W9/IO9 - Column 0 (A2C=0, A1C=0, A0C=0)
- W10/IO10 - Column 1 (A2C=0, A1C=0, A0C=1)
- W11/IO11 - Column 2 (A2C=0, A1C=1, A0C=0)
- W12/IO12 - Column 3 (A2C=0, A1C=1, A0C=1)
- W13/IO13 - Column 4 (A2C=1, A1C=0, A0C=0)
- W14/IO14 - Column 5 (A2C=1, A1C=0, A0C=1)
- W15/IO15 - Column 6 (A2C=1, A1C=1, A0C=0)
- W16/IO16 - Column 7 (A2C=1, A1C=1, A0C=1)

Wn/IOn
 =0 : Disable
 =1 : Enable

FAST PAGE MODE BLOCK WRITE CYCLE *Note 1, 2, 3



Mask Mode	*1		*2
	WL	WU	
No Mask Mode	1	1	Don't care
New Mask Mode	0 0 1	0 1 0	WM1 data
Old Mask Mode	0 0 1	0 1 0	Don't care

WM1 data 0: Write Disable
 1: Write Enable
 Don't care : '0' or '1'

***3 COLUMN SELECT**

Lower Byte


- W1/IO1 - Column 0 (A2C=0, A1C=0, A0C=0)
- W2/IO2 - Column 1 (A2C=0, A1C=0, A0C=1)
- W3/IO3 - Column 2 (A2C=0, A1C=1, A0C=0)
- W4/IO4 - Column 3 (A2C=0, A1C=1, A0C=1)
- W5/IO5 - Column 4 (A2C=1, A1C=0, A0C=0)
- W6/IO6 - Column 5 (A2C=1, A1C=0, A0C=1)
- W7/IO7 - Column 6 (A2C=1, A1C=1, A0C=0)
- W8/IO8 - Column 7 (A2C=1, A1C=1, A0C=1)

Upper Byte


- W9/IO9 - Column 0 (A2C=0, A1C=0, A0C=0)
- W10/IO10 - Column 1 (A2C=0, A1C=0, A0C=1)
- W11/IO11 - Column 2 (A2C=0, A1C=1, A0C=0)
- W12/IO12 - Column 3 (A2C=0, A1C=1, A0C=1)
- W13/IO13 - Column 4 (A2C=1, A1C=0, A0C=0)
- W14/IO14 - Column 5 (A2C=1, A1C=0, A0C=1)
- W15/IO15 - Column 6 (A2C=1, A1C=1, A0C=0)
- W16/IO16 - Column 7 (A2C=1, A1C=1, A0C=1)

Wn/IOn
 =0 : Disable
 =1 : Enable


RAS ONLY REFRESH CYCLE




HIDDEN REFRESH CYCLE




CBR AUTO REFRESH CYCLE




Note: A0 - A8 = Don't Care ("H" or "L")

 : "H" or "L"

CBR AUTO REFRESH & STOP REGISTER SET CYCLE




CBR AUTO REFRESH & RESET CYCLE




Note: A0-A8 = Don't Care ("H" or "L") [Shaded Box] : "H" or "L"

LOAD MASK/COLOR REGISTER CYCLE *Note 4, 5




*1	*2	Function
0	Mask data	Load Mask Register Cycle
1	Color data	Load Color Register Cycle

READ MASK/COLOR REGISTER CYCLE




*1	*2	Function
0	Mask data	Load Mask Register Cycle
1	Color data	Load Color Register Cycle

PIPELINED FAST PAGE READ CYCLE



PIPELINED FAST PAGE READ-WRITE CYCLE




: "H" or "L"

Mask Mode	*1		*2	Cycle
	WL	WU		
No Mask Mode	1	1	Don't care	Normal Write
New Mask Mode	0	0	WM1 data	Write per Bit
	0	1		
Old Mask Mode	0	0	Don't care	Write per Bit
	0	1		
	1	0		

WM1 data 0: Write Disable
 1: Write Enable
 Don't care : '1' or '0'

PIPELINED FAST PAGE WRITE-BLOCK WRITE CYCLE



: "H" or "L"

Mask Mode	*1		*2
	WL	WU	
No Mask Mode	1	1	Don't care
New Mask Mode	0 0 1	0 1 0	WM1 data
Old Mask Mode	0 0 1	0 1 0	Don't care

WM1 data 0: Write Disable
 1: Write Enable
 Don't care : '0' or '1'

*3 COLUMN SELECT

Lower Byte


- W1/IO1 - Column 0 (A2C=0, A1C=0, A0C=0)
- W2/IO2 - Column 1 (A2C=0, A1C=0, A0C=1)
- W3/IO3 - Column 2 (A2C=0, A1C=1, A0C=0)
- W4/IO4 - Column 3 (A2C=0, A1C=1, A0C=1)
- W5/IO5 - Column 4 (A2C=1, A1C=0, A0C=0)
- W6/IO6 - Column 5 (A2C=1, A1C=0, A0C=1)
- W7/IO7 - Column 6 (A2C=1, A1C=1, A0C=0)
- W8/IO8 - Column 7 (A2C=1, A1C=1, A0C=1)

Upper Byte

- W9/IO9 - Column 0 (A2C=0, A1C=0, A0C=0)
- W10/IO10 - Column 1 (A2C=0, A1C=0, A0C=1)
- W11/IO11 - Column 2 (A2C=0, A1C=1, A0C=0)
- W12/IO12 - Column 3 (A2C=0, A1C=1, A0C=1)
- W13/IO13 - Column 4 (A2C=1, A1C=0, A0C=0)
- W14/IO14 - Column 5 (A2C=1, A1C=0, A0C=1)
- W15/IO15 - Column 6 (A2C=1, A1C=1, A0C=0)
- W16/IO16 - Column 7 (A2C=1, A1C=1, A0C=1)

Wn/IOn
 =0 : Disable
 =1 : Enable


READ TRANSFER CYCLE



Note : SE = V_{IL}


▨ : "H" or "L"

REAL TIME READ TRANSFER CYCLE




"H" or "L"

SPLIT READ TRANSFER CYCLE




Note: $\overline{SE} = V_{IL}$

SERIAL READ CYCLE ($\overline{SE} = V_{IL}$)



SERIAL READ CYCLE (\overline{SE} Controlled Outputs)



PIN FUNCTION

ADDRESS INPUTS : $A_0 \sim A_8$

The 18 address bits are required to decode 16 bits of the 2,097,152 cell locations within the dynamic RAM memory array and they are multiplexed onto 9 address input pins ($A_0 \sim A_8$). Nine row address bits are latched on the falling edge of the row address strobe (\overline{RAS}) and the following nine column address bits are latched on the falling edge of the column address strobe (\overline{CAS}).

ROW ADDRESS STROBE : \overline{RAS}

A random access cycle or a data transfer cycle begins at the falling edge of \overline{RAS} . \overline{RAS} is the control input that latches the row address bits and the states of \overline{CAS} , $\overline{DT}/\overline{OE}$, $\overline{WEU}/\overline{WEL}$, DSF1 and DSF2 to invoke the various random access and data transfer operating modes shown in Table 1.

\overline{RAS} has minimum and maximum pulse widths and a minimum precharge requirement which must be maintained for proper device operation and data integrity. The RAM port is placed in standby mode when the \overline{RAS} control is held "high".

COLUMN ADDRESS STROBE : \overline{CAS}

\overline{CAS} is the control input that latches the column address bits which are also used for the tap address during the transfer operations. The state of the special function input DSF1 is read at the \overline{CAS} falling edge to select the block write mode or load register functions in conjunction with the \overline{RAS} control. \overline{CAS} before \overline{RAS} refresh operations are selected if the signal is "low" at the \overline{RAS} falling edge.

DATA TRANSFER/OUTPUT ENABLE : $\overline{DT}/\overline{OE}$

The $\overline{DT}/\overline{OE}$ input is a multifunction pin. When $\overline{DT}/\overline{OE}$ is "high" at the falling edge of \overline{RAS} , RAM port operations are performed and $\overline{DT}/\overline{OE}$ is used as an output enable control. If it is "low", a data transfer operation is activated between the RAM and the SAM.

WRITE PER BIT/WRITE ENABLE : $\overline{WB}/\overline{WE}$

The $\overline{WEU}/\overline{WEL}$ input is also a multifunction pin. When the signal is “high” at the falling edge of \overline{RAS} , during the RAM port operations, it is used to write data into the memory array in the same manner as a standard DRAM. If the signal is “low” at the \overline{RAS} falling edge, the write-per-bit function is enabled.

	WEU	WEL	Function
$\overline{RAS}\downarrow$	H	H	Read/Write
	L	H	Upper byte write per bit
	H	L	Lower byte Write per bit
	L	L	Word Write per bit

WRITE MASK DATA/DATA INPUT AND OUTPUT: $W_1/IO_1\sim W_{16}/IO_{16}$

Data is written into the RAM through $W_1/IO_1\sim W_{16}/IO_{16}$ pins during a write cycle. The input data is latched at the falling edge of either \overline{CAS} or $\overline{WEU}/\overline{WEL}$, whichever occurs late. In a read cycle data is read out of the RAM on the W_i/IO_i pins after the specified access times from \overline{RAS} , \overline{CAS} , $\overline{DT}/\overline{OE}$ and column address. The Lower and Upper 8 bits are also used as the column address mask during a block write cycle. The each 8 bits correspond to Lower/Upper byte column.

When the write-per-bit function is enabled, the mask data on the W_i/IO_i pins is latched into the write mask register at the falling edge of \overline{RAS} . In a load mask and color register cycles, the data on the W_i/IO_i pins is stored into the write mask register and the color register respectively.

SERIAL CLOCK : SC

All operations of the SAM port are synchronized with the serial clock SC. Data is shifted out of the SAM registers at the rising edge of SC. The serial clock SC also increments the 9-bits serial pointer which is used to select the SAM address. The SC pin must be held at a constant V_{IH} or V_{IL} level during read transfer operations and should not be clocked while the SAM is in standby mode to prevent the SAM pointer from being incremented.

No control signal disable SC input, and in any time SC toggle cause SAM pointer change regardless Sout (controlled by \overline{SE}).

SERIAL ENABLE : \overline{SE}

The \overline{SE} input is used to enable serial access operation. In a serial read cycle, \overline{SE} is used as an output control. When \overline{SE} is "high", serial access is disabled, however, the serial address pointer is still incremented while SC is clocked.

SPECIAL FUNCTION CONTROL INPUT: DSF1, DSF2

DSF1 is latched at the falling edge of \overline{RAS} and \overline{CAS} to select the various TC524162/165 operations. If the signal is kept "low", the basic functions featured in conventional multi-port DRAM are enabled. To use the block write, the flash write and the load register functions or the split transfer operations, the DSF1 signal needs to be controlled as shown in Table 1.

When the DSF2 signal is "high" at the falling edge of \overline{RAS} , pipelined page mode operations are enabled. The pipeline mode is supported with the read, write and block write functions.

SPECIAL FUNCTION OUTPUT: QSF

QSF is an output signal which, during split register mode, indicates which half of the split SAM is being accessed. QSF "low" indicates that the lower split SAM (Bit 0~255) is being accessed and QSF "high" indicates that the upper split SAM (Bit 256~511) is being accessed. QSF is monitored so that after it toggles and waiting a delay of t_{STS} , split read transfer operation can be performed on the non-active split SAM.

SERIAL OUTPUT : $SO_1 \sim SO_{16}$

Serial output $SO_1 \sim SO_{16}$ are the output pin of SAM register. SAM data out is valid t_{SCA} after SC rising edge. These $SO_1 \sim SO_{16}$ output is controlled by \overline{SE} . SO_i is going to Hi-Z state when \overline{SE} goes high.

OPERATION MODE

The RAM port and data transfer operating of the TG524162/165 are determined by the state of \overline{CAS} , $\overline{DT}/\overline{OE}$, $\overline{WEU}/\overline{WEL}$, DSF1 and DSF2 at the falling edge of \overline{RAS} and by the state of DSF1 at the falling edge of \overline{CAS} . The Table 1 shows the functional truth table for a listing of all available RAM port and transfer operations.

Table 1. Functional Truth Table

$\overline{\text{RAS}} \downarrow$					$\overline{\text{CAS}} \downarrow$	Mnemonic Code	Function
$\overline{\text{CAS}}$	$\overline{\text{DT/OE}}$	$\overline{\text{WEU}}^4)/$ $\overline{\text{WEL}}$	DSF1	DSF2	DSF1		
0	*	*	0	*	-	CBR	CBR Auto Refresh & Option Reset ^{1), 2)}
0	*	0	1	*	-	CBRS	CBR Auto Refresh & Stop Register Set ²⁾
0	*	1	1	*	-	CBRN	CBR Auto Refresh
1	0	1	0	*	*	RT	Read Transfer
1	0	1	1	*	*	SRT	Split Read Transfer
1	1	0	0	0	0	RWM	Read Write (New/Old Mask) ¹⁾
1	1	0	0	0	1	BWM	Block Write (New/Old Mask) ¹⁾
1	1	0	1	*	*	FWM	Flash Write (New/Old Mask) ¹⁾
1	1	1	0	0	0	RW	Read Write (No Mask)
1	1	1	0	0	1	BW	Block Write (No Mask)
1	1	0	0	1	0	RWM(P)	PPF ³⁾ Read Write (New/Old Mask) ¹⁾
1	1	0	0	1	1	BWM(P)	PPF ³⁾ Block Write (New/Old Mask) ¹⁾
1	1	1	0	1	0	RW(P)	PPF ³⁾ Read Write (No Mask)
1	1	1	0	1	1	BW(P)	PPF ³⁾ Block Write (No Mask)
1	1	1	1	*	0	LMR	Load (Old) Mask Register ¹⁾
1	1	1	1	*	1	LCR	Load Color Register

Note : * =0 or 1, - = Not applicable

- 1) After LMR operation, RWM, BWM, FWM, RWM (P), BWM (P) use old mask.
Either CBR operation or LMR operation with no mask bits resets the old mask mode to new mask mode.
- 2) CBRS operation determines binary boundaries in the SAM.
CBR operation resets the boundaries.
- 3) PPF stands for pipelined fast page mode.
- 4) The state of $\overline{\text{WEU}}/\overline{\text{WEL}}$ is defined as Logical "AND" of $\overline{\text{WEU}}$ and $\overline{\text{WEL}}$ state.

RAM PORT OPERATION

1. READ WRITE FUNCTION : RW

The TC524162/165 is equipped with the read write function which is identical to the conventional dynamic RAM's one and supports read, early write, \overline{OE} controlled write and read-modify-write cycles as shown in the timing charts. Extended fast page (TC524165) and pipelined page modes are also available with the read write cycles by performing multiple \overline{CAS} cycles during a single active \overline{RAS} cycle.

1.1 EXTENDED FAST PAGE MODE (TC524165)

Extended fast page mode allows faster access to the memory in an actual system than the conventional fast page mode. An output data remains valid after the \overline{CAS} signal goes high to prepare the next output data. Thus, the system has longer period to read the data from the RAM. Read, write and read-modify-write cycles are available during the extended fast page mode.

2. WRITE-PER-BIT (MASKED WRITE) FUNCTION : RWM

The write-per-bit (masked write) function selectively controls the internal write enable circuits of the RAM port. When \overline{WE} is held "low" at the falling edge of \overline{RAS} , during the RWM cycle, the write mask is enabled. At the same time, the mask data on the W_i/IO_i pins is latched into the write-mask register. The I/O mask data maintains in a single \overline{RAS} cycle, a page (New Mask Mode). When a load mask register function (LMR) is performed, the write mask data on the W_i/IO_i pins is latched into the write-mask register. After the LMR operation, the data at the falling edge of \overline{RAS} during the RWM cycle is ignored and the I/O mask data that was stored in the write-mask register is used (Old Mask Mode) until the mode is reset by either CBR operation or LMR operation with no mask bits. The truth table of the write-per-bit function is shown in Table 2.

Table 2. Truth table for write-per-bit function

At the falling edge of \overline{RAS}				Write Mask Register	Function
\overline{CAS}	$\overline{DT}/\overline{OE}$	$\overline{WB}/\overline{WE}$	W_i/IO_i (i=1~16)		
H	H	L	1	←	Write Enable
			0	←	Write Disable (New Mask)
			*	1	Write Enable
			*	0	Write Disable (Old Mask)

Note: * = 1 or 0, ← = The data on W_i/IO_i is latched.


3. BLOCK WRITE AND MASKED BLOCK WRITE : BW & BWM

Block write is a special RAM port write operation which, in a page, allows for the data in the color register to be written into 8 consecutive column address locations starting from a selected column address in a selected row. The block write operation can be selectively disabled on an I/O basis and a column mask capability is also available.

A block write cycle is performed by holding $\overline{\text{CAS}}$, $\overline{\text{DT/OE}}$ "high" and DSF1 "low" at the $\overline{\text{RAS}}$ falling edge and by holding DSF1 "high" at the $\overline{\text{CAS}}$ falling edge. If the DSF signal is "low" at the $\overline{\text{CAS}}$ falling edge, a normal read/write operation will occur. Therefore, a combination of block write, read and write operations can be performed during a fast page mode cycle. The state of $\overline{\text{WEU/WEL}}$ input at the falling edge of $\overline{\text{RAS}}$ determines whether or not the I/O mask is enabled ($\overline{\text{WEU/WEL}}$ must be "low" to enable the I/O mask, BMW mode or "high" to disable it, BW mode). The I/O mask is provided on the Wi/IOi input at the $\overline{\text{RAS}}$ falling edge. After LMR operation, however, the old mask is used for the I/O mask function. The column mask data on the Wi/IOi input must be provided at the $\overline{\text{CAS}}$ or $\overline{\text{WEU/WEL}}$ falling edge whichever is late, while the six most significant column address ($\text{A3C}\sim\text{A8C}$) are latched at the falling edge of $\overline{\text{CAS}}$. This latched column address determines the start column address of consecutive block.

The block write is most effective for window clear and fill operation in frame buffer applications.

Figure 1. Block Write Operation



*1	*2	Mask Mode
1	Don't Care	No Mask Mode
0	WM1	New Mask Mode
0	Don't Care	Old Mask Mode

***3 : COLUMN MASK**

Lower Byte

- W1/IO1 - Column 0 (A2C=0, A1C=0, A0C=0)
- W2/IO2 - Column 1 (A2C=0, A1C=0, A0C=1)
- W3/IO3 - Column 2 (A2C=0, A1C=1, A0C=0)
- W4/IO4 - Column 3 (A2C=0, A1C=1, A0C=1)
- W5/IO5 - Column 4 (A2C=1, A1C=0, A0C=0)
- W6/IO6 - Column 5 (A2C=1, A1C=0, A0C=1)
- W7/IO7 - Column 6 (A2C=1, A1C=1, A0C=0)
- W8/IO8 - Column 7 (A2C=1, A1C=1, A0C=1)

Upper Byte

- W9/IO9 - Column 0 (A2C=0, A1C=0, A0C=0)
- W10/IO10 - Column 1 (A2C=0, A1C=0, A0C=1)
- W11/IO11 - Column 2 (A2C=0, A1C=1, A0C=0)
- W12/IO12 - Column 3 (A2C=0, A1C=1, A0C=1)
- W13/IO13 - Column 4 (A2C=1, A1C=0, A0C=0)
- W14/IO14 - Column 5 (A2C=1, A1C=0, A0C=1)
- W15/IO15 - Column 6 (A2C=1, A1C=1, A0C=0)
- W16/IO16 - Column 7 (A2C=1, A1C=1, A0C=1)


4. FLASH WRITE : FWM

Flash write is also a special RAM port operation which in a single $\overline{\text{RAS}}$ cycle, allows for the data in the color register to be written into all the memory locations of a selected row. Each bit of the color register corresponds to one of the DRAM I/O blocks and the flash write operation can be selectively controlled on an I/O basis in the same manner as the write-per-bit operation.

A flash write cycle is performed by holding $\overline{\text{CAS}}$ "high", $\overline{\text{WEU}}/\overline{\text{WEL}}$ "low" and DSF1 "high" at the falling edge of $\overline{\text{RAS}}$. The mask data must also be provided on the W_i/IO_i inputs in order to enable the flash write operation for selected I/O blocks. After a LMR operation, however, the old mask in the mask register is used for the I/O block masking.


Flash write is most effective for fast plane clear operations in frame buffer applications. Selected planes can be cleared by performing 512 flash write cycle and by specifying a different row address location during each flash write cycle. Assuming a cycle time of 130ns, a plane clear operation can be completed in less than 66.6 μsec.

Figure 2. Flash Write Operation



*	Mask Mode
Mask Data	New Mask Mode
Don't Care (H or L)	Old Mask Mode

Application : High Speed Plane Clear



5. PIPELINED FAST PAGE MODE : RWM (P), BWM (P), RW (P), BW (P)

Pipelined fast page mode allows much faster access to the memory than the conventional page mode. Read, write and block write cycles are available at the pipelined fast page mode timings.

A pipelined fast page mode is performed by holding DSF2 "high" at the falling edge of \overline{RAS} . A pipelined fast page read, write and block write operations can run at 30ns cycle time for 70ns version. Also, those mode can be selected every \overline{CAS} cycle by the status of $\overline{DT/OE}$, $\overline{WEU/WEL}$ and DSF1 pin. There are, however, penalties on the performance as follows:


- (1) Two \overline{CAS} cycles are required for the read operation. The fast access, hence, takes longer than page mode. Also, one \overline{CAS} cycle is needed to read out the data before the write cycle starts in the same page.
- (2) One dummy cycle is needed to complete the write and block write operation. The cycle is, thus, needed between the write and the read operation and is required before the page ends.

A system designer needs to carefully estimate the system performances with the pipelined page mode and the conventional page mode in order to decide which mode should be used.

6. LOAD (OLD) MASK REGISTER LMR

The TC524162/165 has an on-chip 8 bit write-mask register which provides the I/O mask data during the masked functions such as the write-per-bit (RWM), masked block write (BWM) and flash write (FWM) functions. Each bit of the write-mask register corresponds to one of the DRAM I/O blocks. After the mask data is specified in the write-mask register by using the load mask register (LMR) cycle, the old mask mode is invoked during the masked functions. The I/O mask data in the write-mask register maintains until another LMR operation is performed during the old mask mode. The LMR cycle is initiated by holding \overline{CAS} , $\overline{DT/OE}$, $\overline{WEU/WEL}$ and DSF1 "high" at the falling edge of \overline{RAS} and by DSF1 "low" at the falling edge of \overline{CAS} . The data presented on the $W_i/I O_i$ lines are subsequently latched into the write-mask register at the falling edge of either \overline{CAS} or $\overline{WEU/WEL}$, whichever occurs later. The old mask mode is reset to the new mask mode by either a \overline{CAS} before \overline{RAS} refresh cycle (CBR) or a LMR cycle with no mask bits, all "1" on $W_i/I O_i$ pins. During the LMR cycle, the memory cells of the row address which is latched at the falling edge of \overline{RAS} are refreshed.

Figure 3. State Diagram of Mask Mode



7. LOAD COLOR REGISTER : LCR

The TC524162/165 is provided with an on-chip 8-bits register (color register) for use during the block write or flash write function. Each bit of the color register corresponds to one of the DRAM I/O blocks. The load color register cycle is initiated by holding $\overline{\text{CAS}}$, $\overline{\text{WEU/WEL}}$, $\overline{\text{DT/OE}}$ and DSF1 "high" at the falling edge of $\overline{\text{RAS}}$. The data presented on the W_i/IO_i lines is subsequently latched into the color register at the falling edge of either $\overline{\text{CAS}}$ or $\overline{\text{WEU/WEL}}$, whichever occurs later. During the load color register cycle, the memory cells on the row address latched at the falling edge of $\overline{\text{RAS}}$ are refreshed.

8. REFRESH

The data in the DRAM requires periodic refreshing to prevent data loss. Refreshing is accomplished by performing a memory cycle at each of 512 rows in the DRAM array within the specified 8 ms refresh period. The TC524162/165 supports the conventional dynamic RAM refresh operations such as $\overline{\text{RAS}}$ only refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh and hidden refresh.

8.1 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh and Option Reset : CBR

The CBR cycle reset the following functions, performing the $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh operation at the same time.

- To reset the old mask mode to the new mask mode for the masked functions.
- To reset the stop register and remove the binary boundaries for the split SAM operation.

The systems which implement neither the old mask mode nor the binary boundary in the SAM is recommended to use the CBR cycle for refresh operation.


8.2 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh : CBRN

The CBRN cycle performs only the $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh operation. The systems which implement either the old mask mode or the binary boundary in the SAM usually use the CBRN cycle for refresh operation except for at the required stop register set or option reset cycles. The CBRN cycle must not be used during the initialization after power-up,

8.3 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh and Stop Register Set : CBRS

The CBRS cycle sets the stop register to place binary boundaries in each half SAM, performing the $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh operation at the same time. The CBRS cycle is initiated by $\overline{\text{CAS}}$ holding "low" and by $\overline{\text{WEU}}/\overline{\text{WEL}}$ and DSF1 "high" at the falling edge of $\overline{\text{RAS}}$. At the same time the data on the address pins, $A_0 - A_8$ is latched and the binary boundaries in each half SAM will be available when a split transfer operation is performed,


Figure 4 . Stop Register and Binary Boundary Location



NOTE

\overline{OE} control of Extended Fast Page mode Read cycle (TC524163/165)

When \overline{OE} is toggled while \overline{CAS} is "Low" level in fast page mode read cycle, the same data is valid on $W1/O$. However, the data will not be valid when \overline{OE} goes low with \overline{CAS} high condition. The data will come out in following \overline{CAS} cycle. Such a \overline{OE} control have to satisfy t_{OEP} (10ns min), t_{ECS} (10ns min), t_{ECH} (10ns min). Please refer following Figure.



DATA TRANSFER OPERATION

The TC524162/165 features internal data transfer capability between the RAM and the SAM, as shown in Figure 5. During a normal transfer, 512 words by 16 bits of data can be loaded from RAM to SAM (Read Transfer). During a split transfer, 256 words by 16 bits of data can be loaded from the lower/upper half of the RAM into the lower/upper half of the SAM (Split Read Transfer). The normal transfer and split transfer modes are controlled by the DSF1 input signal




Figure 5. (a) Normal Transfer

(b) Split Transfer

Table 3. Shows the truth table of each Transfer Modes

$\overline{\text{RAS}}$				Mnemonic Code	Transfer Mode	Transfer Direction	Transfer Bit	SAM Port Mode
$\overline{\text{CAS}}$	$\overline{\text{DT/OE}}$	$\overline{\text{WB/WE}}$	DFS1					
H	L	H	L	RT	Read Transfer	RAM \rightarrow SAM	512x16	Input \rightarrow Output
H	L	H	H	SRT	Split Read Transfer	RAM \rightarrow SAM	256x16	Half SAM active


9. READ TRANSFER CYCLE : RT

A read transfer consists of loading a selected row of data from the RAM array into the SAM register. A read transfer is invoked by holding $\overline{\text{CAS}}$ "high", $\overline{\text{DT/OE}}$ "low", $\overline{\text{WEU/WE}}$ "high" and DFS1 "low" at the falling edge of $\overline{\text{RAS}}$. The row address selected at the falling edge of $\overline{\text{RAS}}$ determines the RAM row to be transferred into the SAM. The start address of the serial pointer of the SAM (TAP address) is determined by the column address selected at the falling edge of $\overline{\text{CAS}}$.

By doing a tight timing control between the $\overline{\text{DT/OE}}$ rising edge and SC falling edge, a real time read transfer operation can also be performed.

Figure 6 shows the operation block diagram for read transfer operation

Figure 6. Block Diagram for Read Transfer Operation.



In a read transfer cycle, the SC clock must be held at a constant V_{IL} or V_{IH} , after the SC high time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay t_{TSD} from the rising edge of $\overline{\text{DT/OE}}$ and the falling edge of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$, as shown in READ TRANSFER CYCLE timing chart.

10. SPLIT READ TRANSFER CYCLE : SRT

A split read transfer consists of loading 256 words by 16 bits of data from a selected row of the half RAM array into the corresponding half SAM in stand-by mode. Serial data can be shifted out of the other half of the SAM in active mode simultaneously, as shown in Figure 7. The most significant column address (A8C) is controlled internally to determine which half of the SAM will be reloaded from the RAM array. During the split read transfer operation, the RAM port control signals do not have to be synchronized with the serial clock SC, thus eliminating the timing restrictions as in the case of real time read transfers. Prior to the execution of the split read transfer operation, a (normal) transfer operation must be performed to determine the absolute tap address location. QSF is an output that indicates which half of the SAM is in the active state. QSF changes state when the last SC clock is applied to the active SAM, as shown in Figure 8.




Figure 7. Split Read Transfer






Figure 8. Example of Consecutive Read Transfer Operations

NOTES

- (1) Transfer operation without $\overline{\text{CAS}}$.
 The SAM tap location is undefined if $\overline{\text{CAS}}$ is maintained at a constant "high" level during a transfer cycle. A transfer cycle with $\overline{\text{CAS}}$ held "high" is, hence, not allowed.



- (2) In the case of multiple split transfers performed into the same half SAM, the tap location specified during the last split transfer, before QSF toggles, will prevail, as shown below.



- (3) Split transfer operation allowable period.
 Figure 9 illustrates the relationship between the serial clock SC and the special function output QSF during split read / write transfers and highlights the time periods where split transfers are allowed, relative to SC and QSF. A split transfer is not allowed during $t_{\text{STH}} + t_{\text{STS}}$. In the case that the CBRS operation is executed and the binary boundary in each half SAM is set or updated, an additional period is applied, as shown in Figure 9.





Figure 9. Split Transfer Operation Allowable Periods

Figure 12. Split Transfer Operation Allowable Periods

The stop register and binary boundary are explained in the CBRS operation and the SAM port operation.

- (4) A normal transfer may be performed following split transfer operation provided that a 23ns minimum delay is satisfied after the QSF signal toggles.




SAM PORT OPERATION

The TC524162/165 is provided with 512 words by 16 bits serial access memory (SAM) which can be operated in the single register mode or the split register mode. High speed serial read or write operations can be performed through the SAM port independent of the RAM port operation.

11. SINGLE REGISTER SERIAL READ OPERATION


Serial data can be read out of the SAM port after a read transfer has been performed. At every rising edge of the serial clock, the data is read out sequentially starting from the selected tap location to the most significant bit and then wraps around to the least significant bit, as illustrated below. Subsequent real-time read transfer may be performed on-the-fly as many times as desired.



12. SPLIT REGISTER MODE

The split register mode realizes continuous serial read operation. The data can be shifted into or out of one half of the SAM while a split read transfer is being performed on the other half of the SAM. Thus, the tight timing control at a real time read operation is eliminated with the split read operation. A normal read transfer operation must precede any split read transfer operation in order to set the TAP address. Also, a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh and stop register set cycle (CBRS) can be performed to specify the binary boundaries in the SAM.

In the split register mode, serial data can be read from one of the split registers starting from any of the 256 tap locations. The data is read sequentially from the tap location to the most significant bit (255 or 511) of the first split SAM and then the SAM pointer moves to the tap location selected for the second split SAM to read the data sequentially to the most significant bit (255 or 511) and finally wraps around to the least significant bit, as illustrated in the example below.



13. SPLIT REGISTER MODE WITH BINARY BOUNDARY

After a CBRS cycle is performed, the binary boundary, which is stated in 8.3. $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh and stop register set, is set when a SRT cycle is performed. The serial data is read from one half of the SAM starting the tap location to the next binary boundary, while another SRT cycle is performed. Then, the SAM pointer moves to the tap location in the other half SAM and the data is read from the half SAM sequentially. If any SRT operation is not performed before the next boundary, the SAM pointer does not jump to the other half SAM, as illustrated in Figure 10.

Fig. 12 shows the relation between CBR and SC on binary-boundary-reset. When Nth SC-clock accesses old binary address is reset and (N+1)th SC clock accesses old boundary address (old stop address) + 1 on the same split SAM, not jump to TAP address.




Figure 12. CBR and SC relation of binary-boundary-reset

In an actual system which uses the binary boundary a CBRS cycle is executed to determine a type of the boundary location. Then, a normal RT transfers a row of data into the SAM and set the initial tap location at the same time. An SRT cycle follows it before the SAM pointer reaches to the boundary location. The SRT cycle makes the binary boundary jump effective, as illustrated in Figure 13.




Figure 13. Binary Boundary Jump Set Sequence

There are additional timing specifications, t_{TSAA} and t_{SAAT} to determine the period that does not allow a split transfer, as illustrated in Figure 14.




Figure 14. Timing Specification to allow SRT operation

POWER-UP

Power must be applied to the \overline{RAS} and $\overline{DT/OE}$ input signals to pull them “high” before or at the same time as the V_{CC} supply is turned on. After power-up, a pause of 200 μ seconds minimum is required with \overline{RAS} and $\overline{DT/OE}$ held “high”. After the pause, a minimum of 8 CBR dummy cycles must be performed to stabilize the internal circuitry, before valid read, write or transfer operations can begin. During the initialization period, the $\overline{DT/OE}$ signal must be held “high”.

INITIAL STATE AFTER POWER-UP

When power is achieved with \overline{RAS} , \overline{CAS} , $\overline{DT/OE}$ and $\overline{WEU/WEL}$ held “high”, the internal state of the TC524162/165 is automatically set as follows.

However, the initial state can not be guaranteed for various power-up conditions and input signal levels. Therefore, it is recommended that the initial state setting cycle is performed after the initialization of the device is performed (200 μ seconds pause followed by a minimum of 8 CBR cycles) and before valid operations begin.

	State after power-up
QSF	High-Impedance
Color Register	all “0”
Write Mask Register	Write Enable
TAP pointer	Invalid
Stop Register	Default Case