

DRAM

4 MEG x 1 DRAM

STATIC-COLUMN

DRAM

FEATURES

- Industry-standard x1 pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply
- Low power, 3mW standby; 275mW active, typical
- All inputs, outputs and clocks are TTL-compatible
- 1,024-cycle refresh distributed across 16ms
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN
- STATIC-COLUMN access cycle

OPTIONS

- Timing
 - 70ns access
 - 80ns access

Packages

- Plastic SOJ (300 mil)
- Plastic ZIP (400 mil)

- Part Number Example: MT4C1006JDJ-7

MARKING


- 7
- 8

- DJ
- Z

GENERAL DESCRIPTION

The MT4C1006J is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x1 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 22 address bits, which are entered 11 bits (A0-A10) at a time. $\overline{\text{RAS}}$ is used to latch the first 11 bits and $\overline{\text{CAS}}$ the latter 11 bits. READ and WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin remains open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin, data-out (Q) is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle.


STATIC-COLUMN operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a



row-address-defined (A0-A10) page boundary. After the first read, any column-address transition will result in new data out. Unlike PAGE-MODE, which requires $\overline{\text{CAS}}$ to be toggled for each successive PAGE-MODE access, STATIC-COLUMN allows $\overline{\text{CAS}}$ to be left LOW for successive STATIC-COLUMN accesses. Returning $\overline{\text{RAS}}$ HIGH terminates the STATIC-COLUMN operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ -ONLY, CBR, or HIDDEN) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms, regardless of sequence. The CBR cycle will invoke the internal refresh counter for automatic $\overline{\text{RAS}}$ addressing.

FUNCTIONAL BLOCK DIAGRAM
STATIC-COLUMN



- *NOTE:** 1. \overline{WE} LOW prior to \overline{CAS} LOW, EW detection circuit output is a HIGH (EARLY-WRITE)
2. \overline{CAS} LOW prior to \overline{WE} LOW, EW detection circuit output is a LOW (LATE-WRITE)

TRUTH TABLE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA	
					'R	'C	D (Data-In)	Q (Data-Out)
Standby		H	H→X	X	X	X	"don't care"	High-Z
READ		L	L	H	ROW	COL	"don't care"	Data Out
EARLY-WRITE		L	L	L	ROW	COL	Data-In	High-Z
READ-WRITE		L	L	H→L	ROW	COL	Data-In	Data-Out
STATIC-COLUMN	1st Cycle	L	L	H	ROW	COL	"don't care"	Data-Out
READ	2nd Cycle	L	L	H	n/a	COL	"don't care"	Data Out
STATIC-COLUMN	1st Cycle	L	L	L	ROW	COL	Data-In	High-Z
EARLY-WRITE	2nd Cycle	L	L	H→L	n/a	COL	Data-In	High-Z
STATIC-COLUMN	1st Cycle	L	L	H→L	ROW	COL	Data-In	Data-Out
READ-WRITE	2nd Cycle	L	L	H→L	n/a	COL	Data-In	Data-Out
RAS-ONLY REFRESH		L	H	X	ROW	n/a	"don't care"	High-Z
HIDDEN	READ	L→H→L	L	H	ROW	COL	"don't care"	Data-Out
REFRESH	WRITE	L→H→L	L	L	ROW	COL	Data-In	High-Z
CBR REFRESH		H→L	L	H	X	X	"don't care"	High-Z

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to V _{SS}	-1V to +7V
Operating Temperature, T _A (ambient)	0°C to +70°C
Storage Temperature (plastic)	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-7	-8		
STANDBY CURRENT: (TTL) (R _{AS} = C _{AS} = V _{IH})	I _{CC1}	2	2	mA	
STANDBY CURRENT: (CMOS) (R _{AS} = C _{AS} = V _{CC} - 0.2V)	I _{CC2}	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (R _{AS} , C _{AS} , Address Cycling: 'RC = 'RC [MIN])	I _{CC3}	100	90	mA	3, 4, 25
OPERATING CURRENT: STATIC-COLUMN Average power supply current (R _{AS} = V _{IL} , C _{AS} , Address Cycling: 'SC = 'SC [MIN])	I _{CC4}	70	60	mA	3, 4, 25
REFRESH CURRENT: R _{AS} -ONLY Average power supply current (R _{AS} Cycling, C _{AS} = V _{IH} : 'RC = 'RC [MIN])	I _{CC5}	100	90	mA	3, 25
REFRESH CURRENT: CBR Average power supply current (R _{AS} , C _{AS} , Address Cycling: 'RC = 'RC [MIN])	I _{CC6}	100	90	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10, D	C _{i1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, CAS, $\overline{\text{WE}}$	C _{i2}		7	pF	2
Output Capacitance: Q	C _o		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = 5V \pm 10\%$)

AC CHARACTERISTICS PARAMETER	SYM	-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	130		150		ns	
READ-WRITE cycle time	^t RWC	155		175		ns	
STATIC-COLUMN READ or WRITE cycle time	^t SC	40		45		ns	
STATIC-COLUMN READ-WRITE cycle time	^t SRWC	70		75		ns	
Access time from $\overline{\text{RAS}}$	^t RAC		70		80	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		20		20	ns	15
Access time from column-address	^t AA		35		40	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ pulse width (STATIC-COLUMN)	^t RASC	70	200,000	80	200,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	20		20		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	50		60		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	20	100,000	20	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	70		80		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		ns	16
$\overline{\text{CAS}}$ precharge time (STATIC-COLUMN)	^t CP	10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	50	20	60	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	10		10		ns	
Row-address setup time	^t ASR	0		0		ns	
Row-address hold time	^t RAH	10		10		ns	
$\overline{\text{RAS}}$ to column- address delay time	^t RAD	15	35	15	40	ns	18
Column-address setup time	^t ASC	0		0		ns	
Column-address hold time	^t CAH	15		15		ns	
Column-address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	80		90		ns	
Column-address to $\overline{\text{RAS}}$ lead time	^t RAL	35		40		ns	
Read command setup time	^t RCS	0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	0		0		ns	
Output buffer turn-off delay	^t OFF	3	20	3	20	ns	20, 26
Column-address hold time (referenced to $\overline{\text{RAS}}$)	^t AWR	55		60		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (Vcc = 5.0V ± 10%)

AC CHARACTERISTICS PARAMETER	SYM	-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX		
WE command setup time	¹ WCS	0		0		ns	21
Write command hold time	¹ WCH	15		15		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$)	¹ WCR	55		60		ns	
Write command pulse width	¹ WP	15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	¹ RWL	20		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	¹ CWL	20		20		ns	
Data-in setup time	¹ DS	0		0		ns	22
Data-in hold time	¹ DH	15		15		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	¹ DHR	55		60		ns	
$\overline{\text{RAS}}$ to WE delay time	¹ RWD	70		80		ns	21
Column-address to WE delay time	¹ AWD	35		40		ns	21
$\overline{\text{CAS}}$ to WE delay time	¹ CWD	20		20		ns	21
Transition time (rise or fall)	¹ T	3	50	3	50	ns	9, 10
Refresh period (1,024 cycles)	¹ REF		16		16	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	¹ RPC	0		0		ns	
$\overline{\text{CAS}}$ setup time (CBR REFRESH)	¹ CSR	10		10		ns	5
$\overline{\text{CAS}}$ hold time (CBR REFRESH)	¹ CHR	15		15		ns	5
WE hold time (CBR REFRESH)	¹ WRH	10		10		ns	24
WE setup time (CBR REFRESH)	¹ WRP	10		10		ns	24
WE hold time (WCBR test cycle)	¹ WTH	10		10		ns	24
WE setup time (WCBR test cycle)	¹ WTS	10		10		ns	24
Write inactive time	¹ WI	10		10		ns	
Previous WRITE to column-address delay time	¹ LWAD	20	30	20	35	ns	
Previous WRITE to column-address hold time	¹ AHLW	65		75		ns	
Output data hold time from column-address	¹ AOH	5		5		ns	
Output data enable from WRITE	¹ OW	¹ AA + 5		¹ AA + 5		ns	
Access time from last WRITE	¹ ALW	65		75		ns	
Column-address hold time referenced to $\overline{\text{RAS}}$ HIGH	¹ AH	5		10		ns	
$\overline{\text{CAS}}$ pulse width in STATIC-COLUMN mode	¹ CSC	¹ CAS		¹ CAS		ns	
Output data hold from WRITE	¹ WOH	0		0		ns	


NOTES

1. All voltages referenced to V_{SS}.
2. This parameter is sampled. V_{CC} = 5V ±10%; f = 1 MHz.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
7. An initial pause of 100μs is required after power-up followed by eight RAS refresh cycles (RAS-ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
8. AC characteristics assume tT = 5ns.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If CAS = V_{IH}, data output is High-Z.
12. If CAS = V_{IL}, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that tRCD < tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
15. Assumes that tRCD ≥ tRCD (MAX).
16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS must be pulsed HIGH for tCPN.
17. Operation within the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, then access time is controlled exclusively by tCAC.
18. Operation within the tRAD (MAX) limit ensures that tRAC (MIN) and tCAC (MIN) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, then access time is controlled exclusively by tAA.
19. Either tRCH or tRRH must be satisfied for a READ cycle.
20. tOFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
21. tWCS, tRWD, tAWD and tCWD are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If tWCS ≥ tWCS (MIN), the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If tRWD ≥ tRWD (MIN), tAWD ≥ tAWD (MIN) and tCWD ≥ tCWD (MIN), the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the cycle is a LATE-WRITE and the state of data-out is indeterminate (at access time and until CAS goes back to V_{IH}).
22. These parameters are referenced to CAS leading edge in early WRITE cycles and WE leading edge in late WRITE or READ-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW.
24. tWTS and tWTH are set up and hold specifications for the WE pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverses of tWRP and tWRH in the CBR refresh cycle.
25. Column-address changed once while RAS = V_{IL} to CAS = V_{IH}.
26. The 3ns minimum is a parameter guaranteed by design.

READ CYCLE




EARLY-WRITE CYCLE




▨ DON'T CARE
 ▩ UNDEFINED

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)



STATIC-COLUMN READ CYCLE




▨ DON'T CARE
▩ UNDEFINED

DRAM

STATIC-COLUMN READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)

DRAM



4 MEG POWER-UP AND REFRESH CONSTRAINTS

The EIA/JEDEC 4 Meg DRAM introduces two potential incompatibilities compared to the previous generation 1 Meg DRAM. The incompatibilities involve refresh and power-up. Understanding these incompatibilities and providing for them will offer the designer and system user greater compatibility between the 1 Meg and 4 Meg.

REFRESH

The most commonly used refresh cycle of the 1 Meg is the CBR REFRESH cycle. The CBR for the 1 Meg specifies the \overline{WE} pin as a "don't care." The 4 Meg, on the other hand, specifies the CBR REFRESH mode with the \overline{WE} pin held at a voltage HIGH level.


A CBR cycle with \overline{WE} LOW will put the 4 Meg into the JEDEC-specified test mode (WCBR).

POWER-UP

The 4 Meg JEDEC test mode constraint may introduce another problem. The 1 Meg POWER-UP cycle requires a 100 μ s delay followed by any eight \overline{RAS} cycles. The 4 Meg POWER-UP is more restrictive in that eight \overline{RAS} -ONLY REFRESH or CBR REFRESH (\overline{WE} held HIGH) cycles must be used. The restriction is needed since the 4 Meg may power-up in the JEDEC-specified test mode and must exit out of the test mode. The only way to exit the 4 Meg JEDEC test mode is with either a \overline{RAS} -ONLY REFRESH cycle or a CBR REFRESH cycle (\overline{WE} held HIGH).

SUMMARY

1. The 1 Meg CBR REFRESH allows the \overline{WE} pin to be "don't care" while the 4 Meg CBR requires \overline{WE} to be HIGH.
2. The eight \overline{RAS} wake-up cycles on the 1 Meg may be any valid \overline{RAS} cycle while the 4 Meg may only use \overline{RAS} -ONLY or CBR REFRESH cycles (\overline{WE} held HIGH).



COMPARISON OF 4 MEG TEST MODE AND WCBR TO 1 MEG CBR