

M5M4V4169TP-15,-20

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DESCRIPTION

The M5M4V4169TP is a 4M-bit Cached DRAM which integrates input registers, a 262, 144-word by 16-bit dynamic memory array and a 1024-word by 16-bit static RAM array as a Cache memory (block size 8×16) onto a single monolithic circuit. The block data transfer between the DRAM and the data transfer buffers (RB1/RB2/WB1/WB2) is performed in one instruction cycle, a fundamental advantage over a conventional DRAM/ SRAM cache.

The RAM is fabricated with a high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low cost are essential. The use of quadruple-layer polysilicon process combined with silicide and double layer aluminum wiring technology, a single-transistor dynamic storage stacked capacitor cell, and a six-transistor static storage cache cell provide high circuit density at reduced costs.

FEATURES


Type name	SRAM Access/Cycle	DRAM Access/Cycle	Power Dissipation (Typ)
M5M4V4169TP-15	15ns/15ns	75ns/120ns	DRAM:220mW SRAM:580mW
M5M4V4169TP-20	20ns/20ns	80ns/140ns	DRAM:200mW SRAM:470mW

- 70-pin, 400-mil TSOP (type II) with 0.65mm lead pitch and 23.49mm package length
- Multiplexed DRAM address inputs for reduced pin count and higher system densities
- Selectable output operation (transparent/latched/registered) using set command register cycle
- Single 3.3V +/− 0.3V Power Supply
- 1024 refresh cycles every 16ms (Ad0→Ad5)
- Applicable for both direct-mapped and associative systems
- Synchronous design for precise control with an external clock(K)
- Output retention by advanced mask clock(CMs #)
- All inputs/outputs low capacitance and LVTTTL compatible
- Asynchronous output enable(G #) for bus control
- Separate DRAM and SRAM address inputs for fast SRAM access
- Page Mode capability
- Auto Refresh capability
- Self Refresh capability

APPLICATION

PC Main memory, Graphic buffer memory, HDD Buffer memory

PIN CONFIGURATION(TOP VIEW)




Outline 70P3S-L

NC : NO CONNECTION


4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

BLOCK DIAGRAM 1



4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

BLOCK DIAGRAM 2



4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

FUNCTION TRUTH TABLE

Mnemonic CODE	SRAM						DRAM						Data Transfer Buffers				DQ pin		Function
	CS #	A _s (SRAM address)			WE#	DOC (w/1)	Pre-charge Ck#	RAS#	CAS#	DTM#	Ad (DRAM address)			Write Buffers		Xfer Masks		Read Buffer RB1,2	
		Previous Ck#	C0#	C1#							A0-9	A0-9	A0-9	A0-9	WB1	WB2	WB1 Mask		
NOP	H	H	X	X	X	X	H	X	X	X	X	X	X	-	-	-	-	-	No operation
SPD	X	L	X	X	X	X	X	X	X	X	X	X	X	-	-	-	-	Suspend	SRAM Power Down & Data retention
DES	L	H	H	H	X	X	X	X	X	X	X	X	X	-	-	-	-	-	No operation
SR	L	H	H	L	H	H	A0-9	X	X	X	X	X	X	-	-	-	-	-	Deselect SRAM
SW	L	H	H	L	H	L	A0-9	X	X	X	X	X	X	-	-	-	-	-	SRAM Read
BRT	L	H	L	H	L	H	A0-9 ⁽²⁾	X	X	X	X	X	X	-	-	-	-	-	SRAM Write
BWT	L	H	L	L	H	L	A0-9 ⁽²⁾	X	X	X	X	X	X	Load	-	-	Clear Mask	Use	Buffer Read Xfer
BRTR	L	H	L	H	H	H	A0-9	X	X	X	X	X	X	-	-	-	-	Use	Buffer Write Xfer
BWTW	L	H	L	H	H	L	A0-9	X	X	X	X	X	X	Load	-	-	Clear Mask	-	Buffer Read Xfer & Read
BR	L	H	L	L	H	H	A0-2 ⁽²⁾	X	X	X	X	X	X	-	-	-	-	-	Buffer Read Xfer & Read
BW	L	H	L	L	H	L	A0-2 ⁽²⁾	X	X	X	X	X	X	Load	-	-	Clear Mask or 2bits	-	Buffer Read
DPD	X	X	X	X	X	X	X	L	X ⁽²⁾	X ⁽²⁾	X	X	X	-	-	-	-	-	Buffer Write
DNOP	L	X	X	X	X	X	X	H	H	H	X	X	X	-	-	-	-	-	DRAM Power Down
DRT	L	X	X	X	X	X	X	H	H	H	L	H	L	-	-	-	-	-	DRAM No Operation
DWT1	L	X	X	X	X	X	X	H	H	H	L	L	L	Use	Load /Use	Load /Use	(6)	-	DRAM Read Xfer
DWT1R	L	X	X	X	X	X	X	H	H	H	L	L	L	Use	Load /Use	Load /Use	(6)	-	DRAM Write Xfer 1
DWT2	L	X	X	X	X	X	X	H	H	H	L	L	L	-	Use	-	-	-	DRAM Write Xfer 1 & Read
DWT2R	L	X	X	X	X	X	X	H	H	H	L	L	L	-	Use	-	-	-	DRAM Write Xfer 2
ACT	L	X	X	X	X	X	X	H	H	H	L	H	H	-	-	-	-	-	DRAM Activate
PCG	L	X	X	X	X	X	X	H	L	H	L	H	L	-	-	-	-	-	DRAM Precharge
ARF	L	X	X	X	X	X	X	H ⁽⁷⁾	L	L	H	H	X	-	-	-	-	-	Auto Refresh
SRF	L	X	X	X	X	X	X	H ⁽⁸⁾	L	L	L	L	H	-	-	-	-	-	Self Refresh Entry
SCR	L	X	X	X	X	X	X	X	X	X	L	L	L	-	-	-	-	-	Set Command Register

Function	Data Transferred (max)
Din→SRAM	8/16 bits
Din→WB1	8/16 bits
SRAM→WB1	128 bits (8 x 16bit-block)
WB1→WB2	128 bits (8 x 16bit-block)
WB2→WB3	128 bits (8 x 16bit-block)
WB3→WB4	128 bits (8 x 16bit-block)
WB4→WB5	128 bits (8 x 16bit-block)
WB5→WB6	128 bits (8 x 16bit-block)
WB6→WB7	128 bits (8 x 16bit-block)
WB7→WB8	128 bits (8 x 16bit-block)
WB8→WB9	128 bits (8 x 16bit-block)
WB9→WB10	128 bits (8 x 16bit-block)
WB10→WB11	128 bits (8 x 16bit-block)
WB11→WB12	128 bits (8 x 16bit-block)
WB12→WB13	128 bits (8 x 16bit-block)
WB13→WB14	128 bits (8 x 16bit-block)
WB14→WB15	128 bits (8 x 16bit-block)
WB15→WB16	128 bits (8 x 16bit-block)
WB16→WB17	128 bits (8 x 16bit-block)
WB17→WB18	128 bits (8 x 16bit-block)
WB18→WB19	128 bits (8 x 16bit-block)
WB19→WB20	128 bits (8 x 16bit-block)
WB20→WB21	128 bits (8 x 16bit-block)
WB21→WB22	128 bits (8 x 16bit-block)
WB22→WB23	128 bits (8 x 16bit-block)
WB23→WB24	128 bits (8 x 16bit-block)
WB24→WB25	128 bits (8 x 16bit-block)
WB25→WB26	128 bits (8 x 16bit-block)
WB26→WB27	128 bits (8 x 16bit-block)
WB27→WB28	128 bits (8 x 16bit-block)
WB28→WB29	128 bits (8 x 16bit-block)
WB29→WB30	128 bits (8 x 16bit-block)
WB30→WB31	128 bits (8 x 16bit-block)
WB31→WB32	128 bits (8 x 16bit-block)
WB32→WB33	128 bits (8 x 16bit-block)
WB33→WB34	128 bits (8 x 16bit-block)
WB34→WB35	128 bits (8 x 16bit-block)
WB35→WB36	128 bits (8 x 16bit-block)
WB36→WB37	128 bits (8 x 16bit-block)
WB37→WB38	128 bits (8 x 16bit-block)
WB38→WB39	128 bits (8 x 16bit-block)
WB39→WB40	128 bits (8 x 16bit-block)
WB40→WB41	128 bits (8 x 16bit-block)
WB41→WB42	128 bits (8 x 16bit-block)
WB42→WB43	128 bits (8 x 16bit-block)
WB43→WB44	128 bits (8 x 16bit-block)
WB44→WB45	128 bits (8 x 16bit-block)
WB45→WB46	128 bits (8 x 16bit-block)
WB46→WB47	128 bits (8 x 16bit-block)
WB47→WB48	128 bits (8 x 16bit-block)
WB48→WB49	128 bits (8 x 16bit-block)
WB49→WB50	128 bits (8 x 16bit-block)
WB50→WB51	128 bits (8 x 16bit-block)
WB51→WB52	128 bits (8 x 16bit-block)
WB52→WB53	128 bits (8 x 16bit-block)
WB53→WB54	128 bits (8 x 16bit-block)
WB54→WB55	128 bits (8 x 16bit-block)
WB55→WB56	128 bits (8 x 16bit-block)
WB56→WB57	128 bits (8 x 16bit-block)
WB57→WB58	128 bits (8 x 16bit-block)
WB58→WB59	128 bits (8 x 16bit-block)
WB59→WB60	128 bits (8 x 16bit-block)
WB60→WB61	128 bits (8 x 16bit-block)
WB61→WB62	128 bits (8 x 16bit-block)
WB62→WB63	128 bits (8 x 16bit-block)
WB63→WB64	128 bits (8 x 16bit-block)
WB64→WB65	128 bits (8 x 16bit-block)
WB65→WB66	128 bits (8 x 16bit-block)
WB66→WB67	128 bits (8 x 16bit-block)
WB67→WB68	128 bits (8 x 16bit-block)
WB68→WB69	128 bits (8 x 16bit-block)
WB69→WB70	128 bits (8 x 16bit-block)
WB70→WB71	128 bits (8 x 16bit-block)
WB71→WB72	128 bits (8 x 16bit-block)
WB72→WB73	128 bits (8 x 16bit-block)
WB73→WB74	128 bits (8 x 16bit-block)
WB74→WB75	128 bits (8 x 16bit-block)
WB75→WB76	128 bits (8 x 16bit-block)
WB76→WB77	128 bits (8 x 16bit-block)
WB77→WB78	128 bits (8 x 16bit-block)
WB78→WB79	128 bits (8 x 16bit-block)
WB79→WB80	128 bits (8 x 16bit-block)
WB80→WB81	128 bits (8 x 16bit-block)
WB81→WB82	128 bits (8 x 16bit-block)
WB82→WB83	128 bits (8 x 16bit-block)
WB83→WB84	128 bits (8 x 16bit-block)
WB84→WB85	128 bits (8 x 16bit-block)
WB85→WB86	128 bits (8 x 16bit-block)
WB86→WB87	128 bits (8 x 16bit-block)
WB87→WB88	128 bits (8 x 16bit-block)
WB88→WB89	128 bits (8 x 16bit-block)
WB89→WB90	128 bits (8 x 16bit-block)
WB90→WB91	128 bits (8 x 16bit-block)
WB91→WB92	128 bits (8 x 16bit-block)
WB92→WB93	128 bits (8 x 16bit-block)
WB93→WB94	128 bits (8 x 16bit-block)
WB94→WB95	128 bits (8 x 16bit-block)
WB95→WB96	128 bits (8 x 16bit-block)
WB96→WB97	128 bits (8 x 16bit-block)
WB97→WB98	128 bits (8 x 16bit-block)
WB98→WB99	128 bits (8 x 16bit-block)
WB99→WB100	128 bits (8 x 16bit-block)
WB100→WB101	128 bits (8 x 16bit-block)
WB101→WB102	128 bits (8 x 16bit-block)
WB102→WB103	128 bits (8 x 16bit-block)
WB103→WB104	128 bits (8 x 16bit-block)
WB104→WB105	128 bits (8 x 16bit-block)
WB105→WB106	128 bits (8 x 16bit-block)
WB106→WB107	128 bits (8 x 16bit-block)
WB107→WB108	128 bits (8 x 16bit-block)
WB108→WB109	128 bits (8 x 16bit-block)
WB109→WB110	128 bits (8 x 16bit-block)
WB110→WB111	128 bits (8 x 16bit-block)
WB111→WB112	128 bits (8 x 16bit-block)
WB112→WB113	128 bits (8 x 16bit-block)
WB113→WB114	128 bits (8 x 16bit-block)
WB114→WB115	128 bits (8 x 16bit-block)
WB115→WB116	128 bits (8 x 16bit-block)
WB116→WB117	128 bits (8 x 16bit-block)
WB117→WB118	128 bits (8 x 16bit-block)
WB118→WB119	128 bits (8 x 16bit-block)
WB119→WB120	128 bits (8 x 16bit-block)
WB120→WB121	128 bits (8 x 16bit-block)
WB121→WB122	128 bits (8 x 16bit-block)
WB122→WB123	128 bits (8 x 16bit-block)
WB123→WB124	128 bits (8 x 16bit-block)
WB124→WB125	128 bits (8 x 16bit-block)
WB125→WB126	128 bits (8 x 16bit-block)
WB126→WB127	128 bits (8 x 16bit-block)
WB127→WB128	128 bits (8 x 16bit-block)
WB128→WB129	128 bits (8 x 16bit-block)
WB129→WB130	128 bits (8 x 16bit-block)
WB130→WB131	128 bits (8 x 16bit-block)
WB131→WB132	128 bits (8 x 16bit-block)
WB132→WB133	128 bits (8 x 16bit-block)
WB133→WB134	128 bits (8 x 16bit-block)
WB134→WB135	128 bits (8 x 16bit-block)
WB135→WB136	128 bits (8 x 16bit-block)
WB136→WB137	128 bits (8 x 16bit-block)
WB137→WB138	128 bits (8 x 16bit-block)
WB138→WB139	128 bits (8 x 16bit-block)
WB139→WB140	128 bits (8 x 16bit-block)
WB140→WB141	128 bits (8 x 16bit-block)
WB141→WB142	128 bits (8 x 16bit-block)
WB142→WB143	128 bits (8 x 16bit-block)
WB143→WB144	128 bits (8 x 16bit-block)
WB144→WB145	128 bits (8 x 16bit-block)
WB145→WB146	128 bits (8 x 16bit-block)
WB146→WB147	128 bits (8 x 16bit-block)
WB147→WB148	128 bits (8 x 16bit-block)
WB148→WB149	128 bits (8 x 16bit-block)
WB149→WB150	128 bits (8 x 16bit-block)
WB150→WB151	128 bits (8 x 16bit-block)
WB151→WB152	128 bits (8 x 16bit-block)
WB152→WB153	128 bits (8 x 16bit-block)
WB153→WB154	128 bits (8 x 16bit-block)
WB154→WB155	128 bits (8 x 16bit-block)
WB155→WB156	128 bits (8 x 16bit-block)
WB156→WB157	128 bits (8 x 16bit-block)
WB157→WB158	128 bits (8 x 16bit-block)
WB158→WB159	128 bits (8 x 16bit-block)
WB159→WB160	128 bits (8 x 16bit-block)
WB160→WB161	128 bits (8 x 16bit-block)
WB161→WB162	128 bits (8 x 16bit-block)
WB162→WB163	128 bits (8 x 16bit-block)
WB163→WB164	128 bits (8 x 16bit-block)
WB164→WB165	128 bits (8 x 16bit-block)
WB165→WB166	128 bits (8 x 16bit-block)
WB166→WB167	128 bits (8 x 16bit-block)
WB167→WB168	128 bits (8 x 16bit-block)
WB168→WB169	128 bits (8 x 16bit-block)
WB169→WB170	128 bits (8 x 16bit-block)
WB170→WB171	128 bits (8 x 16bit-block)
WB171→WB172	128 bits (8 x 16bit-block)
WB172→WB173	128 bits (8 x 16bit-block)
WB173→WB174	128 bits (8 x 16bit-block)
WB174→WB175	128 bits (8 x 16bit-block)
WB175→WB176	128 bits (8 x 16bit-block)
WB176→WB177	128 bits (8 x 16bit-block)
WB177→WB178	128 bits (8 x 16bit-block)
WB178→WB179	128 bits (8 x 16bit-block)
WB179→WB180	128 bits (8 x 16bit-block)
WB180→WB181	128 bits (8 x 16bit-block)
WB181→WB182	128 bits (8 x 16bit-block)
WB182→WB183	128 bits (8 x 16bit-block)
WB183→WB184	128 bits (8 x 16bit-block)
WB184→WB185	128 bits (8 x 16bit-block)
WB185→WB186	128 bits (8 x 16bit-block)
WB186→WB187	128 bits (8 x 16bit-block)
WB187→WB188	128 bits (8 x 16bit-block)
WB188→WB189	128 bits (8 x 16bit-block)
WB189→WB190	128 bits (8 x 16bit-block)
WB190→WB191	128 bits (8 x 16bit-block)
WB191→WB192	128 bits (8 x 16bit-block)
WB192→WB193	128 bits (8 x 16bit-block)
WB193→WB194	128 bits (8 x 16bit-block)
WB194→WB195	128 bits (8 x 16bit-block)
WB195→WB196	128 bits (8 x 16bit-block)
WB196→WB197	128 bits (8 x 16bit-block)
WB197→WB198	128 bits (8 x 16bit-block)
WB198→WB199	128 bits (8 x 16bit-block)
WB199→WB200	128 bits (8 x 16bit-block)
WB200→WB201	128 bits (8 x 16bit-block)
WB201→WB202	128 bits (8 x 16bit-block)
WB202→WB203	128 bits (8 x 16bit-block)
WB203→WB204	128 bits (8 x 16bit-block)
WB204→WB205	128 bits (8 x 16bit-block)
WB205→WB206	128 bits (8 x 16bit-block)
WB206→WB207	128 bits (8 x 16bit-block)
WB207→WB208	128 bits (8 x 16bit-block)
WB208→WB209	128 bits (8 x 16bit-block)
WB209→WB210	128 bits (8 x 16bit-block)
WB210→WB211	128 bits (8 x 16bit-block)
WB211→WB212	128 bits (8 x 16bit-block)
WB212→WB213	128 bits (8 x 16bit-block)
WB213→WB214	128 bits (8 x 16bit-block)
WB214→WB215	128 bits (8 x 16bit-block)
WB215→WB216	128 bits (8 x 16bit-block)
WB216→WB217	128 bits (8 x 16bit-block)
WB217→WB218	128 bits (8 x 16bit-block)
WB218→WB219	128 bits (8 x 16bit-block)
WB219→WB220	128 bits (8 x 16bit-block)
WB220→WB221	128 bits (8 x 16bit-block)
WB221→WB222	128 bits (8 x 16bit-block)
WB222→WB223	128 bits (8 x 16bit-block)
WB223→WB224	128 bits (8 x 16bit-block)
WB224→WB225	128 bits (8 x 16bit-block)
WB225→WB226	128 bits (8 x 16bit-block)
WB226→WB227	128 bits (8 x 16bit-block)
WB227→WB228	128 bits (8 x 16bit-block)
WB228→WB229	128 bits (8 x 16bit-block)
WB229→WB230	128 bits (8 x 16bit-block)
WB230→WB231	128 bits (8 x 16bit-block)
WB231→WB232	128 bits (8 x 16bit-block)
WB232→WB233	128 bits (8 x 16bit-block)
WB233→WB234	128 bits (8 x 16bit-block)
WB234→WB235	128 bits (8 x 16bit-block)
WB235→WB236	128 bits (8 x 16bit-block)
WB236→WB237	128 bits (8 x 16bit-block)
WB237→WB238	128 bits (8 x 16bit-block)
WB238→WB239	128 bits (8 x 16bit-block)
WB239→WB240	128 bits (8 x 16bit-block)
WB240→WB241	128 bits (8 x 16bit-block)
WB241→WB242	128 bits (8 x 16bit-block)
WB242→WB243	128 bits (8 x 16bit-block)
WB243→WB244	128 bits (8 x 16bit-block)
WB244→WB245	128 bits (8 x 16bit-block)
WB245→WB246	128 bits (8 x 16bit-block)
WB246→WB247	128 bits (8 x 16bit-block)
WB247→WB248	128 bits (8 x 16bit-block)
WB248→WB249	128 bits (8 x 16bit-block)
WB249→WB250	128 bits (8 x 16bit-block)
WB250→WB251	128 bits (8 x 16bit-block)
WB251→WB252	128 bits (8 x 16bit-block)
WB252→WB253	128 bits (8 x 16bit-block)
WB253→WB254	128 bits (8 x 16bit-block)
WB254→WB255	128 bits (8 x 16bit-block)
WB255→WB256	128 bits (8 x 16bit-block)
WB256→WB257	128 bits (8 x 16bit-block)
WB257→WB258	128 bits (8 x 16bit-block)
WB258→WB259	128 bits (8 x 16bit-block)
WB259→WB260	128 bits (8 x 16bit-block)
WB260→WB261	128 bits (8 x 16bit-block)
WB261→WB262	128 bits (8 x

M5M4V4169TP-15,-20

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM


PIN DESCRIPTIONS(1)

K	Input	Master Clock Provides the fundamental timing and the internal clock frequency for the CDRAM. All external timing parameters (with the exception of G # in read cycle and CM _d # in Self refresh cycle) are specified with respect to either the rising or falling edge of K.
CM _d #	Input	DRAM Clock Mask controls the operation of the internal DRAM master clock (K). When CM _d #, is Low at the rising edge of K, the internal DRAM master clock (K) for the following cycle is ceased and input stages are powered-off, resulting in a DRAM Power Down.
RAS #	Input	Row Address Strobe is used in conjunction with Master clock K (depending on the states of CM _d #, CAS #, and DTD #) to activate the DRAM (latching the Row Address lines and accessing 1 of 1024 rows), initiate a DRAM precharge cycle, perform a DRAM Read or Write Transfer, DRAM Write Transfer & Read, set the command registers, start an Auto -Refresh cycle, enter a Self-Refresh cycle, create a DRAM NOP cycle, or power down the DRAM.
CAS #	Input	Column Address Strobe is used in conjunction with the Master clock K to latch the Column addresses. When preceded by RAS # in a DRAM access cycle, CAS # initiates a DRAM Write Transfer (WB1/2 → DRAM, if DTD # = L), DRAM Write Transfer & Read (WB1/2 → DRAM → RB, if DTD # = L) or DRAM Read Transfer (DRAM → RB, if DTD # = H), depending on the state of DTD # (see DTD # pin description)
DTD #	Input	Date Transfer Direction controls DRAM-to-RB (read)/WB-to-DRAM (write) direction. If preceded by a RAS # low cycle, both CAS # and DTD # low (on the rising edge of K) initiate a DRAM Write Transfer cycle. If DTD # stays High with the above conditions, a DRAM Read Transfer cycle results. DTD # can also initiate DRAM Activate, DRAM Precharge, Auto-Refresh, Set-Command Register, and Self Refresh cycles.
A _{d0} ~A _{d9}	Input	DRAM Address Lines are Multiplexed to reduce pin count. A _{d0} -A _{d9} (@RAS = low, CAS = high, DTD = high, K = Rising edge) specify the Row Address of the DRAM to activate and refresh the selected page and A _{d3} -A _{d7} (@RAS = high, CAS = low, K = Rising edge) specify the Block Address of the DRAM. In addition, A _{d0} -A _{d2} (@RAS = high, CAS = low, K = Rising edge) specify the transfer operation of the DRAM. Also A _{d0} -A _{d9} (@RAS = low, CAS = low, DTD = low, K = Rising Edge) are used as the command in set command register cycle.
CS #	Input	The Chip Select controls the operation of the CDRAM. When CS # = high at the rising edge of K and the previous CM _d # or CM _s # is high, the chip is in No Operation mode.
CM _s #	Input	SRAM Clock Mask controls the operation of the internal SRAM master clock (K _s). When CM _s # is asserted at a rising edge of K, the internal SRAM master clock for the following cycle is suspended, resulting in the power down of the SRAM portion of the circuit, including the Sense Amps. CM _s # can also be used to retain output data during SRAM power-down.
DQC _i , DQC _u	Input	DQC _{u/i} are I/OByte control signals. If G # = Low, DQC _{u/i} have a control of output impedance: DQC _u controls upper DQs (DQ ₈ -15) & DQC _i controls lower DQs (DQ ₀ -7). DQC _{u/i} also control both input data during SRAM Writes or Buffer Writes and transfer mask during Buffer Writes. (WB1 transfer Masks for each byte are written (bits are cleared) during Buffer Writes depending on DQC _{u/i} inputs)
WE #	Input	Write Enable controls SRAM and Buffer read and write operations. A high on the WE # pin causes either a Buffer Read, SRAM Read, Buffer Read Transfer and/or a Buffer Read Transfer & Read to occur (depending on the state of the CC ₀ # and CC ₁ # bits). A low on the WE # pin causes either a Buffer Write, SRAM Write, Buffer Write Transfer and/or a Buffer Write Transfer & Write to occur (depending on the state of the CC ₀ # and CC ₁ # inputs)
CC ₀ #, CC ₁ #	Input	The Control Clock Inputs control SRAM and Buffer operations. CC ₀ # is Low for all Buffer Writes, Reads, and Transfers, and High for all other SRAM operations. CC ₁ # is high for all Buffer Read Transfers and Buffer Write Transfers, and Deselect SRAM.
A _{s0} ~A _{s9}	Input	SRAM Addresses are non-multiplexed, and access 1024-16-bit words (configured as 128 Rows × 8 Columns × 16 Bits, where the Block Size is 8 × 16) in the SRAM array. A _{s0} -A _{s3} select word address within a block, and A _{s3} -A _{s9} select the SRAM row (block).
G #	Input	The Output Enable is an asynchronous input. G # = high forces the outputs to high impedance.
DQ ₀ ~DQ ₁₅	Inputs/ Outputs	Output operation is either transparent, latched, or registered depending on the state of the command register. The Data Lines for the CDRAM are asynchronously controlled by G #.
VccQ	Supply	VccQ is the DQ power supply and allows the device to operate in a mixed voltage system (e.g., 5V data bus). As specified in the Table: Recommended Operating Conditions, VccQ must be greater-than or equal-to the highest voltage experienced by the data bus. For 3.3V system operation, VccQ may be tied to Vcc.

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

MODE DESCRIPTIONS (1)

NOP	No Operation. Outputs are high-impedance. All input buffers remain active.
SRAM Power-Down	If CMs # = Low at the rising edge of K, the SRAM enters SRAM Power Down at the next rising edge of K. During this mode, the internal SRAM K clock becomes inactive. The Output Buffers remain enabled and are controlled by G#. All input buffers of SRAM clocks and SRAM addresses are inactive.
Deselect SRAM	All transfer functions and input/output operations to and from the SRAM and Buffer are disabled. This cycle is useful for output impedance control (Hi-Z, Low-Z) without G#. Output buffers are active during this cycle for registered output mode control.
SRAM Read	Date is read from the SRAM to the I/O pins. Addresses A ₅₀ -A ₅₉ are used to select the data to be read. A ₅₃ -A ₅₉ decode the SRAM Row (= Block), and A ₅₀ -A ₅₂ decode (1 of 8) the 16-bit word. DQC _u and DQC _l control the impedance (High-Z/Low-Z) of the upper and lower bytes, respectively.
SRAM Write	Date is written from the I/O pins to the SRAM. Addresses A ₅₀ -A ₅₉ are used to select the location to be written. A ₅₃ -A ₅₉ decode the SRAM Row (= Block), and A ₅₀ -A ₅₂ decode (1 of 8) the 16-bit word to be written. DQC _u and DQC _l control Upper and Lower byte writes, respectively.




4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

MODE DESCRIPTIONS (2)


Buffer Read Transfer

Date is transferred from the Read Buffer2 (RB2) to the SRAM. Addresses A_{3-9} select the SRAM row to which the 8×16 bit block is to be written. Addresses A_{0-2} must be set low.



Buffer Write Transfer

Date is transferred from the SRAM to the Write-Buffer1 (WB1). Addressses A_{3-9} decode the SRAM Row (= 8×16 bit block) to be transferred. Addressses A_{0-2} must be set low. The Buffer Write Transfer cycle "clears" all transfer mask bits in the WB1 Mask (allowing all data to be transferred in a successive DRAM Write Transfer cycle.)




4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

MODE DESCRIPTIONS (3)


Buffer Read
Transfer &
SRAM Read

Data is transferred from Read Buffer2(RB2) to the SRAM, and simultaneously, data (16 bit word) is read from the RB2 to the I/O pins. Addresses $A_{s3}-A_{s9}$ select the SRAM Row to which the 8×16 bit block is to be written. Addresses $A_{s0}-A_{s2}$ decode the 16-bit word to be read.




Buffer Write
Transfer &
SRAM Write

Data is first written from the I/O pins to SRAM as decoded by $A_{s0}-A_{s9}$. Then, the SRAM Row (= Block) decoded by $A_{s3}-A_{s9}$ is transferred to the Write-Buffer1 (WB1). The Buffer Write Transfer cycle "clears" all transfer mask bits in the WB1 Mask (allowing all data to be transferred in a successive DRAM Write Transfer cycle). DQC_u and DQC_l control Upper and Lower byte writes respectively, however all transfer mask bits in the WB1 are cleared.




MODE DESCRIPTIONS (4)

Date is read from the Read Buffer2 (RB2) to the I/O pins. Addresses A₅₀-A₅₂ are used to select (1 of 8) the 16-bit word to be read. Addresses A₅₃-A₅₉ must be set low for this operation.



Date is written from the I/O pins to the Write-Buffer1. Addresses A₅₀-A₂ are used to select (1 of 8) the 16-bit word to be written. Addresses A₅₃-A₅₉ must be set low for this operation. The transfer mask bits associated with the Upper and Lower bytes are cleared in the WB1 Mask. DQC_u and DQC_l control Upper and Lower byte writes (and associated transfer mask bits), respectively.




MODE DESCRIPTIONS (5)

DRAM Power-Down	If $CM_d\# = \text{Low}$ at the rising edge of K, the DRAM enters DRAM Power Down at the next rising edge of K. During this mode, the internal DRAM K clock becomes inactive. Also all input buffers of DRAM clocks and DRAM addresses are inactive. Note that the latency of DRAM Read Transfer cycle is not counted up in this cycle.
DRAM NOP	The DNOP cycle is used when no other DRAM operations are desired, holding the DRAM in its present (precharge/activate) state.
DRAM Read Transfer	A Block (8×16) is transferred from the DRAM to the Read Buffer 1 and 2 (RB1, RB2) as specified by Addresses Ad_3-Ad_7. Addresses Ad_8-Ad_9 and Ad_0-Ad_2 must be set to Low. After the Latency Period (specified in the Access Latency Table) new data will be present in the Read Buffer2. Prior to the Latency timeout, old data will be present in the RB2. (Notes 1, 2, 4)

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

MODE DESCRIPTIONS (6)




4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

MODE DESCRIPTIONS (7)


DRAM Write
Transfer2

Data (8 × 16 Block) is transferred from WB2 to the DRAM block specified by Addresses Ad3-Ad7. Addresses Ad8-Ad9 must be set to Low. The WB2 Mask controls the data written to the DRAM. With the DWT2 function, the WB2 data and WB2 transfer mask remain unchanged. (Note 4)



DRAM
Write
Transfer 2
& Read

Data (8 × 16 Block) is transferred from WB2 to the DRAM block specified by Addresses Ad3-Ad7. Addresses Ad8-Ad9 must be set to Low. The WB2 transfer mask and WB2 transfer mask remain unchanged. The block to which the data is written in DRAM is simultaneously transferred to the Read Buffer 1 and 2. (Notes 1, 2, 4)



4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

MODE DESCRIPTIONS (8)

DRAM Activate	Addresses are latched from the A ₀₀ -A ₀₉ inputs by the rising edge of K. Internally, a DRAM row is selected (Page Call) in preparation for a DRAM Read or Write Transfer cycle. A DRAM Precharge cycle must separate all DRAM Activate cycles.
DRAM Precharge	Internally, the active DRAM Row is deselected (completing the refresh process) and page-mode is disabled. The DRAM is precharged prior to another DRAM Activate cycle.
DRAM Auto-Refresh	Internally, a DRAM row is selected and refreshed (as addressed by an internal, self-incrementing counter), followed by an internally generated Precharge cycle. The Auto refresh cycle can be implemented only if the DRAM is in Precharge state (i. e., a Precharge or Auto-Refresh cycle occurred more recently than an Activate cycle). DRAM Auto-Refresh is similar to a CAS-Before-RAS (CBR) mode in standard DRAMs.
DRAM Self Refresh	All clock buffers are suspended, and CMA# asynchronously controls Self Refresh (CMA# rising edge initiates exit from Self Refresh). During Self Refresh, device enters a low power mode, with 1024 automatic refresh cycles.
Set Command Register	When SCR is initiated, the addresses present on the A ₀₀ -A ₀₉ DRAM Address pins determine the DRAM Read Transfer Latency, the Output Mode (transparent/latched/registered), and WB1 transfer mask mode (set-all/no change). No DRAM operation is executed in this cycle. Refer to the SCR Truth Table for legal Address values. During SCR cycle and the following 3 clock cycles (totally 4 clock cycles), only NOP, DNOP or DPD are allowed in DRAM portion and only NOP, DES or SPD are done in SRAM portion. The set commands are valid at least after the above 4 clocks later and the previous function is not guaranteed to work if it has not been completed. (i. e. DRT, DWT1 & R, DWT2 & R and SR, BR and BRTR with registered output mode.)

Notes

- 1) This function is performed in a Latency period specified in the Access Latency Table.
- 2) After the Latency Period (specified in the Access Latency Table) new data will be present in the Read Buffer2. Prior to the Latency timeout, old data will be present in the RB2.
- 3) After data has been transferred from WB1, the entire WB1 transfer mask is set.
- 4) Valid A₀₀ - A₀₂ addresses are shown in the FUNCTION TRUTH TABLE.

Power-On sequence

Before starting normal operation, the following power on sequence is necessary.

- 1) Apply power and maintain stable power (pause) for 500 μ s.
- 2) Perform a precharge (PCG) operation.
- 3) After t_{RP}, perform 8 auto refresh commands (ARF) with adequate interval (t_{RC}).
- 4) Issue set command register (SCR) to initialize the mode register.

After this sequence, the RAM is in idle state and ready for normal operation.

Note that DNOP/DPD and DES/SPD or NOP command will be the stand-by command for the above power sequence.

V_{CC} must be powered-on at the same time or before V_{CCQ} is on.



And V_{CC} must be powered-off at the same time or after V_{CCQ} is off.

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

Output Operations



Transparent

Output appears from the rising edge of K clock.





Latched

Output appears from the falling edge of K clock.




Registered

Output appears from the rising edge of next K clock.



4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

Input Timing



4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{cc}	Supply voltage	With respect to V _{ss}	-0.5~4.6	V
V _{ccQ}	Output supply voltage		-0.5~6.0	V
V _i	Input voltage		-0.5~6.0	V
V _o	Output voltage		-0.5~6.0	V
I _o	Output current		50	mA
P _d	Power dissipation	T _a = 25 °C	1000	mW
T _{opr}	Operating temperature		0~70	°C
T _{stg}	Storage temperature		-65~150	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0~70 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
V _{cc}	Supply voltage	3.0	3.3	3.6	V
V _{ccQ}	Output supply voltage	3.0	3.3	5.5	V
V _{ss}	Supply voltage	0	0	0	V
V _{IH(A)}	High-level input voltage address inputs	2.0		5.5	V
V _{IH(C)}	High-level input voltage clock inputs	2.0		5.5	V
V _{IH(DQ)}	High-level input voltage DQ inputs	2.0		V _{ccQ} +0.3	V
V _{IL}	Low-level input voltage all inputs	-0.3		0.8	V

CAPACITANCE (T_a = 0~70 °C, V_{cc} = 3.3 ± 0.3V, V_{ss} = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
C _{i(A)}	Input capacitance, address pin	V _i = V _{ss}			5	pF
C _{i(C)}	Input capacitance, clock pin	f = 1MHz			7	pF
C _{i/O}	Input capacitance, I/O pin	V _i = 25mVrms			7	pF

AVERAGE SUPPLY CURRENT from V_{cc} (T_a = 0~70 °C, V_{cc} = 3.3 ± 0.3V, V_{ss} = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits		Unit
			M5M4V4169TP		
			-15	-20	
			Max.	Max.	
IccS	Average supply current of SRAM operating	tk = min. DRAM = DPD output open data input = H or L	230	180	mA
IccD	Average supply current of DRAM operating	trc = min. SRAM = SPD	100	90	mA
IccD(PG)	Average supply current of DRAM page-mode	tpc = min. SRAM = SPD	120	90	mA
Icc(STN1)	LVTTL stand-by	tk = min, DRAM = DNOP & SRAM = DES, or NOP, all input = stable. output open, data input = H or L	50	40	mA
Icc(STN2)	CMOS stand-by	tk = min, DRAM = DNOP & SRAM = DES, or NOP, all input = stable. output open, data input = H or L	30	25	mA
Icc(PD)	CMOS power down current	CMd # = CMs # = L, tk = min.	5	5	mA
Icc(SRF)	CMOS self refresh current	CMd # = CMs # = L, tk = ∞	500	500	μA

Input change is once or less during one K clock cycle when the average current is measured.

M5M4V4169TP-15,-20

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

AC OPERATING CONDITIONS AND CHARACTERISTICS (Ta = 0~70°C, Vcc = 3.3 ± 0.3V, Vss = 0V, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits		Unit
			Min.	Max.	
VOH(DC)*	High-level output voltage (DC)	IOH = - 2mA	2.4	—	V
VOL(DC)*	Low-level output voltage (DC)	IOL = 2mA	—	0.4	V
VOH(AC)*	High-level output voltage (AC)	CL = 50pF, IOH = - 2mA	2.0	—	V
VOL(AC)*	Low-level output voltage (AC)	CL = 50pF, IOL = 2mA	—	0.8	V
Ioz	Off-state output current	Q floating Vo = 0~VccQ	- 10	10	μA
II	Input current	VIH = 0~VccQ + 0.3V	- 10	10	μA

* VOH(AC) and VOL(AC) are the reference levels for AC measurements.
VOH(DC) and VOL(DC) are the final levels the outputs reach.

TIMING REQUIREMENTS

(CLK pulse, input signals setup/hold time to CLK edge)
(Ta = 0~70°C, Vcc = 3.3 ± 0.3V, Vss = 0V, unless otherwise noted)

Input pulse levels0~3.0V
Input timing measurement reference level.....1.5V
Input rise/fall time.....2ns



Symbol	Parameter	Limits				Unit
		MSM4V4169TP-15		MSM4V4169TP-20		
		Min.	Max.	Min.	Max.	
tk	Clock cycle time	15		20		ns
tkH	Clock high pulse width	5		5		ns
tkL	Clock low pulse width	5		5		ns
tcMDS	Setup time for CMd #	4		5		ns
tcMDH	Hold time for CMd #	2		3		ns
trS	Setup time for RAS #	4		5		ns
trH	Hold time for RAS #	2		3		ns
tCS	Setup time for CAS #	4		5		ns
tCH	Hold time for CAS #	2		3		ns
tdTS	Setup time for DTD #	4		5		ns
tdTH	Hold time for DTD #	2		3		ns
tcMSS	Setup time for CMs #	4		5		ns
tcMSH	Hold time for CMs #	2		3		ns
twS	Setup time for WE #	4		5		ns
twH	Hold time for WE #	2		3		ns
tcOS	Setup time for CC0 #	4		5		ns
tcOH	Hold time for CC0 #	2		3		ns
tc1S	Setup time for CC1 #	4		5		ns
tc1H	Hold time for CC1 #	2		3		ns
tAS	Setup time for address	4		5		ns
tAH	Hold time for address	2		3		ns
tdS	Setup time for DIN	4		5		ns
tdH	Hold time for DIN	2		3		ns
tdOCS	Setup time for DQC	4		5		ns
tdQCH	Hold time for DQC	2		3		ns
tcSS	Setup time for CS #	4		5		ns
tcSH	Hold time for CS #	2		3		ns

M5M4V4169TP-15,-20

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

TIMING REQUIREMENTS

(Read, Write, Refresh)

(Ta = 0~70°C, Vcc = 3.3 ± 0.3V, Vss = 0V, unless otherwise noted)

Input pulse levels.....0~3.0V

Input timing measurement reference level1.5V

Input rise/fall time.....2ns

Symbol	Parameter	Limits				Unit
		M5M4V4169TP-15		M5M4V4169TP-20		
		Min.	Max.	Min.	Max.	
tREF	Refresh cycle time		16		16	ms
trP	Precharge time	40		45		ns
trCD	Delay time, Row to Col.	30		40		ns
trC	DRAM activate-read cycle time	120		140		ns
trWC	DRAM activate-write cycle time	120		140		ns
trPC	Page cycle time	30		40		ns
trAS	Activate time	70	10000	80	10000	ns
trASP	Page mode activate time	70	100000	80	100000	ns
trWL	Write to precharge lead time	20		20		ns
trSH	Read to precharge hold time	20		20		ns

TIMING PARAMETER-CLK TABLE

Version	M5M4V4169TP-15				M5M4V4169TP-20			
	66.6		33.3		50.0		25.0	
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
tREF		1.06M		0.53M		0.8M		0.4M
trP	3		2		3		2	
trCD	2		1		2		1	
trC	8		4		7		4	
trWC	8		4		7		4	
trPC	2		2		2		1	
trAS	5	666	3	333	4	500	2	250
trASP	5	6666	3	3333	4	5000	2	250
trWL	2		1		1		1	
trSH	2		1		1		1	

Note: Value of K can be determined by integer $\geq$ (timing parameter/tCLK) for any clock frequency.

M5M4V4169TP-15,-20

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{cc} = V_{ccQ} = 3.3 \pm 0.3\text{V}$, $V_{ss} = V_{ssQ} = 0\text{V}$, unless otherwise noted)

Symbol	Parameter	Limits				Unit
		M5M4V4169TP-15		M5M4V4169TP-20		
		Min.	Max.	Min.	Max	
tCBF	Buffer-fill from DRAM read transfer		20		20	ns
tKHA	Access time from K-high edge		15		20	ns
tKHQX	Output active time from K-high edge	3		3		ns
tKHQZ	Output disable time from K-high edge	3	7	3	8	ns
tKLA	Access time from K-low edge		15		20	ns
tKLOX	Output active time from K-low edge	3		3		ns
tKLOZ	Output disable time from K-low edge	3	7	3	8	ns
tKHAR	Access time from K-high edge		12		16	ns
tKHQXR	Output active time from K-high edge	3		3		ns
tKHQZR	Output disable time from K-high edge	3	7	3	8	ns
tGLA	Access time from G #-low edge		12		16	ns
tGLQ	Output active time from G #-low edge	3		3		ns
tGHQ	Output disable time from G #-high edge	3	7	3	8	ns

(R) : Registered Output mode

ACCESS LATENCY(Minimum)

TIMING PARAMETER-CLK TABLE

Version	M5M4V4169TP-15				M5M4V4169TP-20			
	66.6		33.3		50.0		25.0	
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
tRAC *		5		3		4		3
tCAC **		3		2		2		2
tCBF		2		1		1		1
tKHA		1		1		1		1
tKLA		1		1		1		1
tKHAR		1		1		1		1
tGLA		1		1		1		1

tRAC* = tRCD + tCBF + tKHA


tCAC** = tCBF + tKHA

Note: Value of K can be determined by integer $\geq$ (timing parameter/tCLK) for any clock frequency.

M5M4V4169TP-15,-20

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

non-G# controlled Write & Read(DES control)
(SRAM Read/Desect SRAM/SRAM Write/SRAM Power-down)



Note : Output is transparent.


DRAM operation can be freely performed.

M5M4V4169TP-15,-20

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

G# controlled Write & Read

(SRAM Read/Desect SRAM/SRAM Write/SRAM Power-down)




Note : Output is transparent.

DRAM operation can be freely performed.

M5M4V4169TP-15,-20

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DQC controlled Write & Read (SRAM Read/Desect SRAM/SRAM Write/SRAM Power-down)



Note : Output is transparent.


DRAM operation can be freely performed.

M5M4V4169TP-15,-20

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

Registered Output control

(SRAM Read/Desect SRAM/SRAM Write/SRAM Power-down)



Note : Output is registered.


DRAM operation can be freely performed.

M5M4V4169TP-15,-20

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

Buffer Read Transfer(RB2→SRAM)

Buffer Read Transfer & SRAM Read(RB2→SRAM→Output)



Note: Output is transparent.


DRAM operation can be freely performed.

M5M4V4169TP-15,-20

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

Buffer Write Transfer(SRAM→WB1)

Buffer Write Transfer & SRAM Write(Input→SRAM→WB1)




Note : Output is transparent.

DRAM operation can be freely performed.

M5M4V4169TP-15,-20

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

Buffer Write(Input → WB1)
Buffer Read(RB2 → Output)




Note: Output is transparent.

DRAM operation can be freely performed.

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM


NO-Operation of SRAM



DPD operation can be freely performed.

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM


NO-Operation of DRAM



SPD operation can be freely performed.

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DRAM Power Down/DRAM Activate/DRAM Precharge



CMs #
CC0 #
CC1 #
WE #
DQC(u/l)
G #
As0~9
DQ0~15


SRAM operation can be freely performed.

DPD is recommended during no operation to save power.

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

RAS only Refresh cycle

DRAM Power Down/DRAM Activate/DRAM Precharge




CMs #
CC0 #
CC1 #
WE #
DQC(u/l)
G #
As0~9
DQ0~15

SRAM operation can be freely performed.

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DRAM Auto Refresh




Note: DRAM must be in Precharge state prior to Auto-Refresh cycle.
DRAM new commands except for NOP, DNOP and DPD can be set after trc later from ARF command input.

- CMs #
- CCo #
- CCi #
- WE #
- DQC(u/l)
- G #
- As0~9
- DQ0~15

SRAM operation can be freely performed.

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DRAM Self Refresh


Self Refresh Entry:

- A) DRAM must be in Precharge state prior to Self-Refresh Entry.
- B) Previous CMd # = H, Present CMd # = L, CS # = RAS # = CAS # = L, DTD # = H.
- C) CMd # must remain low to maintain Self Refresh.


Self Refresh Exit(in order):

- a) resume K clock
- b) CMd # = H
- c) Wait tRC for recovery
- d) Resume normal operation

SRAM operation can be freely performed.

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DRAM Read Transfer(DRAM → RB1 → RB2) Latency set=1




SRAM operation can be freely performed.

** Ad3~Ad7 are column block addresses (Ad8 = Ad9 = Low).

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DRAM Read Transfer(DRAM → RB1 → RB2)Latency set=2




SRAMoperation can be freely performed.

** Ad3~Ad7 are column block addresses (Ad8 = Ad9 = Low).

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DRAM Read Transfer(DRAM → RB1 → RB2)Latency set=3




SRAM operation can be freely performed.

** Ad3~Ad7 are column block addresses (Ad8 = Ad9 = Low).

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DRAM Read Transfer(DRAM → RB1 → RB2) Latency set=4




SRAM operation can be freely performed.

** Ad3~Ad7 are column block addresses (Ad8 = Ad9 = Low).

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

Page-Mode DRAM Read Transfer(Pipe-lined Page-Mode)Latency set=1




SRAM operation can be freely performed.

** Ad3~Ad7 are column block addresses (Ad8 = Ad9 = Low).

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

Page-Mode DRAM Read Transfer Latency set=2




If next DRT happens within the latency, new data does not transferred to RB.
However this operation is not guaranteed.

SRAM operation can be freely performed.

** A_{d3}~A_{d7} are column block addresses (A_{d8} = A_{d9} = Low).

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

Page-Mode DRAM Read Transfer Latency set=3



If next DRT happens within the latency, new data does not transferred to RB.
However this operation is not guaranteed.


SRAM operation can be freely performed.

** Ad3~Ad7 are column block addresses (Ad8 = Ad9 = Low).

M5M4V4169TP-15,-20

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

Page-Mode DRAM Read Transfer Latency set=4




If next DRT happens within the latency, new data does not transferred to RB. However this operation is not guaranteed.

SRAM operation can be freely performed.

** Ad3~Ad7 are column block addresses (Ad8 = Ad9 = Low).

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DRAM Write Transfer 1(WB1 → WB2 → DRAM)
Buffer Write(DIN → WB1)



Please refer to next page in detail.

SRAM operation can be freely performed.


** Ad3~Ad7 are column block addresses (Ad8 = Ad9 = Low).

M5M4V4169TP-15,-20

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DRAM Write Transfer 1(WB1 → WB2 → DRAM) Buffer Write(DIN → WB1)

(detail)



SRAM operation can be freely performed.


** Ad3~Ad7 are column block addresses (Ad8 = Ad9 = Low).

6249825 0029776 T75

M5M4V4169TP-15,-20

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DRAM Write Transfer 1(WB1 → WB2 → DRAM)
Buffer Write Transfer(SRAM → WB1)



Please refer to next page in detail.


SRAM operation can be freely performed.

** Ad3~Ad7 are column block addresses (Ad8 = Ad9 = Low).

6249825 0029777 901

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM


DRAM Write Transfer 1(WB1 → WB2 → DRAM) (detail)
Buffer Write Transfer(SRAM → WB1)



SRAM operation can be freely performed. ** Ad3~Ad7 are column block addresses (Ad8 = Ad9 = Low).

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

Page-Mode DRAM Write Transfer 1(WB1 → WB2 → DRAM)
Buffer Write(DIN → WB1)



Please refer to next page in detail.


SRAM operation can be freely performed.

** Ad3~Ad7 are column block addresses (Ad8 = Ad9 = Low).

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

Page-Mode DRAM Write Transfer 1(WB1 → WB2 → DRAM)
Buffer Write(DIN → WB1)

(detail)




SRAM operation can be freely performed.

** Ad3~Ad7 are column block addresses (Ad8 = Ad9 = Low).

6249825 0029780 4T6

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DRAM Write Transfer 1 & Read (WB1 → WB2 → DRAM → RB1 → RB2) Latency set=1
Buffer Write(DIN → WB1)



New Data on RB appears as to latency set count. See DRT timing chart.


SRAM operation can be freely performed.

** Ad3~Ad7 are column block addresses (Ad8 = Ad9 = Low).

6249825 0029781 332

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DRAM Write Transfer 2(WB2→DRAM)




SRAM operation can be freely performed.

** Ad3~Ad7 are column block addresses (Ad8 = Ad9 = Low).

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DRAM Write Transfer2 & Read(WB2→DRAM→RB1→RB2)Latency set=1



New Data on RB appears as to latency set count. See DRT timing chart.

SRAM operation can be freely performed.


** Ad3~Ad7 are column block addresses (Ad8 = Ad9 = Low).

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

This page is left blank, so that the
Set Command Register Timing Diagram
on the next spread can be seen
conveniently.

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

Set Command Register (1)



* Ad0~9 must be set according to set command truth table while Ad8 = Ad9 = Low


M5M4V4169TP-15,-20

4M(256K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

Set Command Register (2)

Detailed Truth Table for SCR

Address input										Command
Ad9	Ad8	Ad7	Ad6	Ad5	Ad4	Ad3	Ad2	Ad1	Ad0	
L	L	L	L	L	L	X	X	L	X	* Latency 1
L	L	L	L	L	H	X	X	L	X	2
L	L	L	L	H	L	X	X	L	X	3
L	L	L	L	H	H	X	X	L	X	4
L	L	L	X	X	X	L	L	L	X	Output Mode Transparent
L	L	L	X	X	X	L	H	L	X	Latched
L	L	L	X	X	X	H	L	L	X	Registered
L	L	L	X	X	X	X	X	L	L	No Operation of Mask
L	L	L	X	X	X	X	X	L	H	Set All WB1 Xfer Masks




* Latency is the number of clock cycles required to transfer new data from the DRAM to the Read Buffer. Therefore, it can be adjusted to the clock frequency of the system.
(Latency) × (τ_κ) should meet t_{CBF} min. timing requirement.


Inhibit new read or write function during these 4 clocks.

MITSUBISHI LSIs
PACKAGE OUTWARD

TSOP



42P3U-E




44P3W-R




70P3S-L

SOJ




26P0J-B




40P0K

LQFP



128P6D-C



128P6D-D





MITSUBISHI LSIs
PACKAGE OUTLINES

42P3U-E


Plastic 42pin 300mil TSOP(II)

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
TSOP II 42-P-300-0.65	—	0.29	Alloy 42

Scale : 3/1



Detail F



Recommended Mount Pad





Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	1.2
A1	0.05	0.125	0.2
A2	—	1.0	—
b	0.25	0.3	0.4
c	0.105	0.125	0.175
D	14.5	14.6	14.7
E	7.52	7.62	7.72
e	—	0.65	—
HE	9.02	9.22	9.42
L	0.4	0.5	0.6
L1	—	0.8	—
y	—	—	0.1
θ	0°	—	10°
ME	—	7.82	—
L2	0.9	—	—
b2	—	0.35	—

44P3W-R


Plastic 44pin 400mil TSOP(II)

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
TSOP II 44/40-P-0400-0.80	—	0.47	Alloy 42

Scale : 3/1



Detail F



Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	1.2
A1	0.05	0.125	0.20
A2	—	1.0	—
b	0.25	0.3	0.35
b1	0.3	0.35	0.45
c	0.105	0.125	0.175
D	18.31	18.41	18.51
E	10.06	10.16	10.26
e	—	0.8	—
HE	11.56	11.76	11.96
L	0.4	0.5	0.6
L1	—	0.8	—
y	—	—	0.1
θ	0°	—	10°
ME	—	10.36	—
L2	0.9	—	—
b2	—	0.5	—

6249825 0029729 159


mitsubishi LSIs
PACKAGE OUTLINES

70P3S-L

Plastic 70pin 400mil TSOP(II)

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
TSOP1170/68-P-400-0.65	—	—	Alloy 42

Scale : 3/1



6249825 0029730 970



PACKAGE OUTLINES

128P6D-C

Plastic 128pin 14 x 20mm body LQFP


EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
LQFP128-P-1420-0.50	-	0.85	Alloy 42

Scale : 2/1



Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	-	-	1.7
A1	0.05	0.15	0.25
A2	-	1.4	-
b	0.13	0.18	0.28
c	0.105	0.125	0.175
D	13.9	14.0	14.1
E	19.9	20.0	20.1
e	-	0.5	-
Hd	15.8	16.0	16.2
HE	21.8	22.0	22.2
L	0.3	0.5	0.7
L1	-	1.0	-
y	-	-	0.1
θ	0°	-	10
b2	-	0.225	-
l2	1.0	-	-
Md	-	14.4	-
ME	-	20.4	-





Detail F

128P6D-D

Plastic 128pin 14 x 20mm body LQFP


EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
LQFP128-P-1420-0.50	-	0.85	Alloy 42

Scale : 2/1



Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	-	-	1.7
A1	0.05	0.15	0.25
A2	-	1.4	-
b	0.13	0.18	0.28
c	0.105	0.125	0.175
D	13.9	14.0	14.1
E	19.9	20.0	20.1
e	-	0.5	-
Hd	15.8	16.0	16.2
HE	21.8	22.0	22.2
L	0.3	0.5	0.7
L1	-	1.0	-
y	-	-	0.1
θ	0°	-	10
b2	-	0.225	-
l2	1.0	-	-
Md	-	14.4	-
ME	-	20.4	-



Detail F

6249825 0029731 807



PACKAGE OUTLINES

26P0J-B

Plastic 26pin 300mil SOJ

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
SOJ26/24-P-300-1.27	—	—	Alloy 42

Scale : 3/1



Recommended Mount Pad



Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	3.35	3.45	3.55
A ₁	0.8	—	—
b	0.38	0.43	0.5
b ₁	0.66	0.7	0.81
c	0.18	0.2	0.25
D	17.02	17.15	17.28
E	7.52	7.62	7.72
e ₁	—	1.27	—
e ₁	6.73	6.86	6.99
HE	8.35	8.45	8.55
L	2.25	2.35	2.45
y	—	—	0.1
b ₂	—	0.75	—
l ₁	—	1.2	—
l ₂	2.0	—	—

40POK

Plastic 40pin 400mil SOJ

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
SOJ40-P-400-1.27	—	1.53	Alloy 42

Scale : 2.5/1



Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	3.35	3.45	3.55
A ₁	0.8	—	—
b	0.38	0.43	0.5
b ₁	0.66	0.7	0.81
c	0.18	0.2	0.25
D	25.91	26.04	26.17
E	10.03	10.16	10.29
e ₁	—	1.27	—
e ₁	9.27	9.4	9.53
HE	11.05	11.18	11.31
L	2.25	2.35	2.45
y	—	—	0.1
b ₂	—	0.75	—
l ₁	—	1.2	—
l ₂	2.0	—	—

6249825 0029732 743