


## FEATURES

- 3.3V and 5V power supply options
- 1.12GHz maximum VCO frequency
- 30 to 560MHz reference input operating frequency
- External 2.0GHz VCO capability
- Frequency doubler mode
- Low jitter differential design
- PECL differential outputs
- ESD protection of 2000V
- External loop filter optimizes performance/cost
- Available in 44-pin PLCC package

## APPLICATIONS

- Workstations
- Advanced communications
- High-performance computing

## PIN CONFIGURATION



## DESCRIPTION

The SY89423V device consists of two identical, low jitter, digital Phase Locked Loops based on Synergy's differential PLL technology. Each PLL is capable of operating in the 30 to 560MHz reference input frequency range, and is independent of the other, and is configurable separately. The PLLs can be configured to be matched in all regards, or can be configured so that PLLB is used as a frequency doubler, while PLLA is used to regenerate the undoubled frequency. Each PLL is capable of operating up to 2000MHz with the HFIN input and an external VCO.


Two reference inputs (RINX and  $\bar{R}INX$ ), two feedback inputs (FINX and  $\bar{F}INX$ ), two high frequency inputs (HFINX and  $\bar{H}FINX$ ), two filter pins (F1X and F2X), two normal outputs (FOUTX and  $\bar{F}OUTX$ ), and two high frequency outputs (HFOUTX and  $\bar{H}FOUTX$ ) are provided for each of the two PLLs. The reference, feedback, and high frequency inputs can be used as either differential or single-ended inputs. External reference voltage generators are required for single-ended drive.

Feedback for the loops is realized by connecting FOUTX,  $\bar{F}OUTX$  to FINX,  $\bar{F}INX$  by means of external circuitry. This allows the user the flexibility of inserting additional circuitry off-chip in the feedback paths, such as an additional divider. Pulldown resistors are required for the FOUTX and  $\bar{F}OUTX$  pins, and for the HFOUTX and  $\bar{H}FOUTX$  pins.


Use of a phase-frequency detector in each PLL results in excellent locking and tracking characteristics. Error correction voltages are generated by the detector if either phase or frequency deviations occur. The VCO in each PLL has a frequency range covering more than a 2:1 ratio from 480 to 1120MHz.

Select pins S1A, S2A, S1B, S2B, and S3B are used to program the N dividers for optimum VCO operation, in other words with the VCO operating in the center of its range. When both S3B and S5B are low, PLLB is identical to PLLA. When S5B is high, the 2X frequency multiplication option is enabled. Select pins S3A and S4B enable the HF inputs for PLLA and PLLB respectively, which allows the use of an external VCO in either PLL. All the select pins are TTL inputs.

**BLOCK DIAGRAM**



**LOOP FILTER COMPONENT SELECTION**



C = 1.0μF ±10% (X7R dielectric)  
R = 560Ω ±10%

## PIN NAMES

Pin	Function	I/O
F1A	Filter Pin 1A	I/O
F2A	Filter Pin 2A	I/O
RINA	Inverted Reference Input A	I
$\overline{RINA}$	Reference Input A	I
FINA	Feedback Input A	I
$\overline{FINA}$	Inverted Feedback Input A	I
HFINA	High Frequency Input A	I
$\overline{HFINA}$	Inverted High Frequency Input A	I
FOUTA	Frequency Output A	O
$\overline{FOUTA}$	Inverted Frequency Output A	O
HFOUTA	High Frequency Output A	O
$\overline{HFOUTA}$	Inverted High Frequency Output A	O
F1B	Filter Pin 1B	I/O
F2B	Filter Pin 2B	I/O
RINB	Reference Input B	I
$\overline{RINB}$	Inverted Reference Input B	I
FINB	Feedback Input B	I
$\overline{FINB}$	Inverted Feedback Input B	I
HFINB	High Frequency Input B	I
$\overline{HFINB}$	Inverted High Frequency Input B	I
FOUTB	Frequency Output B	O
$\overline{FOUTB}$	Inverted Frequency Output B	O
HFOUTB	High Frequency Output B	O
$\overline{HFOUTB}$	Inverted High Frequency Output B	O
VCC	VCC	—
VCCOA	Output VCC	—
VCCOB	Output VCC	—
VEE	VEE (0V)	—
S1A	Select Input 1A (TTL)	I
S2A	Select Input 2A (TTL)	I
S3A	Select Input 3A (TTL)	I
S1B	Select Input 1B (TTL)	I
S2B	Select Input 2B (TTL)	I
S3B	Select Input 3B (TTL)	I
S4B	Select Input 4B (TTL)	I
S5B	Select Input 5B (TTL)	I

## PIN DESCRIPTION

### RINA, $\overline{RINA}$ , RINB, $\overline{RINB}$

Reference frequency inputs for loop A and B. These are differential signal pairs and may be driven differentially or single-ended.

### FINA, $\overline{FINA}$ , FINB, $\overline{FINB}$

Feedback frequency inputs for loop A and B. These are differential signal pairs and may be driven differentially or single-ended.

### HFINA, $\overline{HFINA}$ , HFINB, $\overline{HFINB}$

High frequency feedback inputs. Differential drive is recommended.

### F1A, F2A, F1B, F2B

These pins are connection points for the loop filters, which are to be provided off-chip. F1X is the high impedance side, F2X is the reference side. The loop filter should be a first order, low pass with a DC block. The difference voltage on these pins will be a DC level, which is controlled by the loop feedback and determined by the required VCO frequency.

### FOUTA, $\overline{FOUTA}$ , FOUTB, $\overline{FOUTB}$

Frequency outputs for the loops. These are differential, positive referenced, emitter-follower signals and must be terminated off-chip. Termination in 50 ohms is recommended.

### HFOUTA, $\overline{HFOUTA}$ , HFOUTB, $\overline{HFOUTB}$

High frequency outputs. These are differential, positive referenced, emitter-follower signals and must be terminated off-chip. Termination in 50 ohms is recommended.

### S1A, S2A, S3A, S1B, S2B, S3B, S4B, S5B

These inputs are used to select the configuration for PLLA and PLLB. See the Frequency Selection Table for details of the logic.

### VCC

This is the positive supply for the chip. It should be decoupled and present a low impedance in order to assure low-jitter operation.

### VCCOA, VCCOB

These are the positive supplies for the output buffers. They are constrained to be equal to or less than the value of VCC.

### VEE

This pin is the negative supply for the chip and is normally connected to ground (0V).

## FREQUENCY SELECTION TABLE

### PLLA

S3A	S2A	S1A	NA	FOUTA (MHz)	HFOUTA (MHz)
0	0	0	2	240 – 560	480 – 1120
0	0	1	4	120 – 280	480 – 1120
0	1	0	8	60 – 140	480 – 1120
0	1	1	16	30 – 70	480 – 1120
1	0	0	2	HFINA divide by 4	HFINA divide by 2
1	0	1	4	HFINA divide by 8	HFINA divide by 2
1	1	0	8	HFINA divide by 16	HFINA divide by 2
1	1	1	16	HFINA divide by 32	HFINA divide by 2

### PLLB

S4B	S3B	S2B	S1B	NB	FOUTB (MHz)	HFOUTB (MHz)
0	0	0	0	2	240 – 560	480 – 1120
0	0	0	1	4	120 – 280	480 – 1120
0	0	1	0	8	60 – 140	480 – 1120
0	0	1	1	16	30 – 70	480 – 1120
0	1	0	0	1	480 – 1120	480 – 1120
0	1	0	1	10	48 – 112	480 – 1120
0	1	1	0	12	40 – 93.3	480 – 1120
0	1	1	1	20	24 – 56	480 – 1120
1	0	0	0	2	HFINB divide by 4	HFINB divide by 2
1	0	0	1	4	HFINB divide by 8	HFINB divide by 2
1	0	1	0	8	HFINB divide by 16	HFINB divide by 2
1	0	1	1	16	HFINB divide by 32	HFINB divide by 2
1	1	0	0	1	HFINB divide by 2	HFINB divide by 2
1	1	0	1	10	HFINB divide by 20	HFINB divide by 2
1	1	1	0	12	HFINB divide by 24	HFINB divide by 2
1	1	1	1	20	HFINB divide by 40	HFINB divide by 2

S5B	Divide-by-P	Maximum Feedback Frequency (MHz)
0	P = 1	560
1	P = 2	1120

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Power Supply Voltage	-0.5 to +7.0	V
V <sub>I</sub>	TTL Input Voltage <sup>(2)</sup>	-0.5 to 6.0	V
I <sub>I</sub>	TTL Input Current <sup>(2)</sup>	-30 to +5.0	mA
I <sub>OUT</sub>	ECL Output Current — Continuous — Surge	50 100	mA
T <sub>store</sub>	Storage Temperature	-65 to +150	°C
T <sub>A</sub>	Operating Temperature <sup>(3)</sup>	0 to +85	°C

### NOTES:

1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.
2. Either voltage limit or current limit is sufficient to protect input.
3. All DC and AC electrical characteristics are specified over the operating temperature range.

## 5V DC ELECTRICAL CHARACTERISTICS

$$V_{CC} = V_{CCOA} = V_{CCOB} = 5.0V \pm 5\%$$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
V <sub>CC</sub>	Power Supply Voltage	4.75	—	5.25	V	V <sub>CC</sub> = V <sub>CCO</sub>
I <sub>CC</sub>	Power Supply Current (V <sub>CC</sub> )	—	—	200	mA	
I <sub>CCO</sub>	Power Supply Current (V <sub>CCO</sub> )	—	—	56	mA	PECL outputs are open

## 3.3V DC ELECTRICAL CHARACTERISTICS

$$V_{CC} = V_{CCOA} = V_{CCOB} = 3.3V \pm 5\%$$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
V <sub>CC</sub>	Power Supply Voltage	3.135	—	3.465	V	V <sub>CC</sub> = V <sub>CCO</sub>
I <sub>CC</sub>	Power Supply Current (V <sub>CC</sub> )	—	—	200	mA	
I <sub>CCO</sub>	Power Supply Current (V <sub>CCO</sub> )	—	—	56	mA	PECL outputs are open

## PECL DC ELECTRICAL CHARACTERISTICS

$$V_{CC} = V_{CCOA} = V_{CCOB} = 3.3V \text{ or } 5.0V \pm 5\%$$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> - 1.025	—	V <sub>CC</sub> - 0.780	V	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> - 1.810	—	V <sub>CC</sub> - 1.520	V	
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> - 1.165	—	V <sub>CC</sub> - 0.780	V	
V <sub>IL</sub>	Input LOW Voltage	V <sub>CC</sub> - 1.810	—	V <sub>CC</sub> - 1.475	V	

## TTL DC ELECTRICAL CHARACTERISTICS

$V_{CC} = V_{CCOA} = V_{CCOB} = 3.3V$  or  $5.0V \pm 5\%$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
$V_{IH}$	Input HIGH Voltage	2.0	—	—	V	
$V_{IL}$	Input LOW Voltage	—	—	0.8	V	
$I_{IH}$	Input HIGH Current	—	—	20 100	$\mu A$	$V_{IN} = 2.7V$ $V_{IN} = V_{CC}$
$I_{IL}$	Input LOW Current	—	—	-0.3	mA	$V_{IN} = 0.5V$
$V_{IK}$	Input Clamp Voltage	—	—	-1.2	V	$I_{IN} = -12mA$

## AC ELECTRICAL CHARACTERISTICS

$V_{CC} = V_{CCOA} = V_{CCOB} = 3.3V$  or  $5.0V \pm 5\%$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
$\Delta T$	Output Period Jitter	—	10	15	ps rms	
PPW	Output Duty Cycle	45	50	55	%	
$t_r$ $t_f$	Output Rise/Fall Time 20% to 80%	— —	300 300	550 550	ps	—
RINA, B	Reference Frequency Inputs	—	—	560	MHz	
FINA, B FINB	Feedback Frequency Inputs Feedback Frequency Input	— —	— —	560 1120	MHz MHz	S5B = 0 S5B = 1
HFINA, B	High Frequency Inputs	—	—	2000	MHz	
HFOUTA, B	High Frequency Outputs	—	—	1120	MHz	
FOUTA	Frequency Outputs PLLA	—	—	560	MHz	
FOUTB	Frequency Outputs PLLB	—	—	1120	MHz	

## PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range
SY89423VJC	J44-1	Commercial
SY89423VJCTR	J44-1	Commercial

**44 LEAD PLASTIC LEADED CHIP CARRIER (J44-1)**

FILE/REV #: PD0024A02

PD/0024/ASCORP

PAGE 1 OF 1


REV.	REVISION DESCRIPTION	DATE
02	CONVERT DRWG. TO AUTOCAD REL. 1.3 AND TO 1 PAGE DOC.	02/06/98

SIDE VIEW

TOP VIEW

SEE DETAIL "A"

BOTTOM VIEW



**NOTES:**

1. DIMENSIONS ARE IN INCHES[MM].
2. CONTROLLING DIMENSION: INCHES
3. DIMENSION DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS, EITHER OF WHICH SHALL NOT EXCEED 0.008 [0.203].
4. LEAD DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION.
5. MAXIMUM AND MINIMUM SPECIFICATIONS ARE INDICATED AS FOLLOWS: MAX/MIN.
6. PACKAGE TOP DIMENSION MAY BE SLIGHTLY SMALLER THAN BOTTOM DIMENSION.



3250 SCOTT BOULEVARD SANTA CLARA, CA. 95054 TEL: 408-980-9191 FAX: 408-567-7878		44 LEAD PLCC	
APPROVALS	DATE	APPROVALS	DATE
ORIGINATOR: FERMIN G. URRUTIA	02/23/98	QUALITY: MARSHALL WILDER	A
CHK'D: WON CHANG		DOCUMENT CONTROL: BRIAN SANFILIPPO	
RELEASE DATE:		SCALE N/A	
		REVISION 02	